TA的每日心情 | 怒 2025-11-26 15:15 |
|---|
签到天数: 137 天 [LV.7]常住居民III
|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
Education:
8 m( x; r" j, a& D% u+ LUndergraduate Course/Junior College - P B8 F5 ~8 P) k# b. ]2 V& H
- q' u" q2 g' s% ^. `. IResponsibilities:
% A$ E6 B; ]) M5 }' u: c7 ~
. R+ _/ `& [7 M, Y4 j4 D* \3 q* Co-work with EE, SI, EMC and Power engineer to design
8 c7 n- g, x& q E# e# E# M* Co-work with manufactory DFM requirement to design
/ a$ S& d% @9 w* a5 X F* Knowing very well the whole PCB design flow. 6 g" L0 Z/ {$ [" E Z1 x C
4 ^5 r) I5 |0 kRequirements: + |$ D1 w7 y6 Y8 \- S
2 B4 N# N5 z0 I7 l* Electronics Speciality. ; z5 p1 ?9 a) G" u5 ]2 U
* Knowing the basic allegro environment system. % Z* m7 x& } E. [: m. ~
* Can finish the whole PCB design lonely 2 f' b4 r6 M+ H- P
* 1-2 years of Layout design experience. $ ~% D+ p. `" A
* Have the good experience in Notebook /server. : H' e. B' X A# u$ J5 a. r
* Knowing the high speed and D/A design. 9 G* c1 F, J* b5 G) n) k
* Designed the AMD, Intel or NVIDIA chipset - E0 |# b. V1 A
* Can use capture check the basic schematic issue when you net in
8 f7 g) w& E( j1 Z5 t* Can use Cam2000/Cam350 to check the Gerber file issue. ( z' N0 Q) K" n# k8 F
* Have a certain concept on Fab
/ B2 C6 X3 P" i/ J* Have basic Lib creation experience. $ x! l# N" s6 o% q0 T
5 Q7 p( s- `; X) o2 R; @其中EE,SI指的是什么意思?DFM,FAB,LIB是什么啊??2 x& t$ ?9 D4 D, H# I; \
最好帮我全翻译了。谢谢, 这下真的急等啊。明天去面试啊。。) [ G3 z) N Q1 i
* g) }! ]) n; C# _ |
|