|
|
用你给的SCh 16.3也没问题啊！
+ E5 D( i1 \/ z9 o8 l1 q0 N& j" E# K$ ~, @3 s0 h* B
********************************************************************************
# \% e& R4 n0 x+ R6 v+ |7 t*" t$ B. O' S* f' s, G* ?. w0 [
* Netlisting the design & A9 E& R! ?! E3 `" v
*1 z9 T% {% T V& ~8 I5 I; l: ^
********************************************************************************
0 n& t9 E; a3 Y/ F3 I. e. VDesign Name:
. i0 \: w6 H/ S; b# d* ud:\tddownload\1\mysch\myproj.dsn6 C1 n" N- T# Z0 r
Netlist Directory:0 I2 u4 E! p5 z7 V+ g; x6 ^
D:\TDDOWNLOAD\1\MYSCH
) {$ ? y2 {; Q$ w" F1 Z* ZConfiguration File:8 `+ [7 [2 _/ c, s1 j
D:\Cadence\SPB_16.3\tools\capture\allegro.cfg
' z' m4 Q/ g3 [' i; I# g
5 _" Z4 z' ^' O( b/ G4 }0 oSpawning... "D:\Cadence\SPB_16.3\tools\capture\pstswp.exe" -pst -d "d:\tddownload\1\mysch\myproj.dsn" -n "D:\TDDOWNLOAD\1\MYSCH" -c "D:\Cadence\SPB_16.3\tools\capture\allegro.cfg" -v 3 -l 31 -s "" -j "PCB Footprint"
8 w0 u/ q5 F: E1 q+ e- Q1 @ `#1 Warning [ALG0051] Pin "GND" is renamed to "GND#1" as visible power pin of same name already exists in Package AUDIO_RJ_0 , J6: SCHEMATIC1, OPA_BUF (360.68, 53.34).
/ A7 t& b! O' V' _#2 Warning [ALG0051] Pin "GND" is renamed to "GND#6" as visible power pin of same name already exists in Package AUDIO_RJ_0 , J6: SCHEMATIC1, OPA_BUF (360.68, 53.34).
4 l A3 b* k3 m. W0 Z& z#3 Warning [ALG0016] Part Name "SW PUSHBUTTON-DPST_RESET_DSP-RESET" is renamed to "SW PUSHBUTTON-DPST_RESET_DSP-RE"., z/ r1 @# L [. q1 {
#4 Warning [ALG0016] Part Name "TMS320C6713GDP_BGA272DSP_TMS320C6713GDP" is renamed to "TMS320C6713GDP_BGA272DSP_TMS320".* A8 q6 _$ x; S
#5 Warning [ALG0016] Part Name "MT48LC2M32B2B5-6_SDRAMTSOP86_MT48LC2M32B2B5-6" is renamed to "MT48LC2M32B2B5-6_SDRAMTSOP86_MT".
' N5 c7 b1 `; P#6 Warning [ALG0016] Part Name "SST39VF800A_SST39VFTSOP48_SST39VF800A" is renamed to "SST39VF800A_SST39VFTSOP48_SST39".' y. z D" X1 ^
Scanning netlist files ...
. o) F& I8 J; M0 Q8 k( M7 s7 d; d% Q6 |& H9 Y r3 H
Loading... D:\TDDOWNLOAD\1\MYSCH/pstchip.dat; |1 G5 Z# _' P/ r+ P0 ?4 z
2 P9 v* \! n& l8 @( v$ |Loading... D:\TDDOWNLOAD\1\MYSCH/pstchip.dat5 @5 r% [* N/ f$ M# z
3 x0 ^( ^. N' X
Loading... D:\TDDOWNLOAD\1\MYSCH/pstxprt.dat+ q1 \$ ]+ H& R
3 A% t9 f/ H h; d6 l& R/ J; K% XLoading... D:\TDDOWNLOA) v8 [0 b3 u$ T. B
D\1\MYSCH/pstxnet.dat( s0 [' q" W+ _* i
packaging the design view...) R' \% t5 E* q0 C; E7 P9 Q/ B5 `
- a o' Z. C3 VExiting... "D:\Cadence\SPB_16.3\tools\capture\pstswp.exe" -pst -d "d:\tddownload\1\mysch\myproj.dsn" -n "D:\TDDOWNLOAD\1\MYSCH" -c "D:\Cadence\SPB_16.3\tools\capture\allegro.cfg" -v 3 -l 31 -s "" -j "PCB Footprint"' g9 p$ q" r- |4 A
, B, K% ^8 M) e1 o$ B7 m/ @1 i6 P- ]) m& q7 ?5 y5 w, G
*** Done *** |
|
/1 
发表于 2014-1-6 09:01
收藏
淘帖
支持！
反对！
发表于 2014-1-8 11:46
楼主