|
|
我的还是不行呢，好多的帖子都试过了，一直出现3 G3 l$ v# v5 B# C
Translating E:/SPB16.3/Allegro/temp/project/S713OBX_SUBFPC/11.asc.$ [$ ?; |- t7 L1 x
Using translator version @(#)$CDS: pads_in.exe v16-3-85D 11/3/2009 Copyr 2009 CADENCE DESIGN SYSTEMS.5 a3 m/ o6 S( K/ ~7 l j
Reading PADS ASCII file header.
; o! e+ R; P6 G* I1 S Version = PowerPCB4.06 T+ S. v6 J! U [: b
Route Layers = 2
6 N2 z; ^9 v5 ^# N. h& g Units = METRIC
+ Z, }" g0 [# z7 I% V9 Q3 G Hatch mode = Vertical / Horizontal
3 ?8 q9 M( ?6 N& P/ c Hatch grid = 0.100000, angle = 0.000000, anti-pad spacing = 0.000008
3 }, w: }$ v. T7 l6 O7 `) GInitializing new database.* r& E* ]$ s7 ]
Creating layers.0 J; y) i) H5 q5 q' w
Reading PADS ASCII file body.
" }4 o2 \) I* E *MISC*
) [* o _+ E% ^# e7 K2 Z: j" ] *MISC*2 u! Q, G- R& c: v- f
Information: CSet 1_5_6 renamed to DEFAULT
. W2 B) d" o# }6 F: _/ g1 `' l0 @9 M e. Z$ ?# B3 H8 s
Warning: Allegro doesn't support default electrical CSets.
& A! s0 w6 F. y& s. d, }$ K" ^ *MISC*
- W4 h& D: q) m+ b *MISC*
6 k7 v) Q- n3 ~ *MISC*, O! \' }8 ~2 G; a
LZ帮忙看一下什么问题呢？ |
|
[复制链接]
/1 
发表于 2013-8-14 09:46
楼主
