|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
导入时候出现如下log
) m0 Z* }) ?" t(---------------------------------------------------------------------)
1 i$ h- t7 E% w6 v I2 b* [( )' T" L/ K; s+ i4 m ?3 z% }
( allegro Netrev Import Logic ), v( ^7 H. z5 V- K
( )
) [, W7 a6 O( S" v* `: \) O8 b6 R( Drawing : laba_Gate_Power_V250.brd ); t, r6 G$ E2 v
( Software Version : 16.5P002 ): d: z/ }/ m/ f( ]- u! L; h9 U
( Date/Time : Mon Mar 18 18:36:42 2013 )
/ \: F3 q/ E2 F% O7 K( )& J+ T. `2 ]8 B. R4 z
(---------------------------------------------------------------------)
& m& K1 l0 G( \( C1 y/ a% t" I
# s" M- d, P) g- G( Z# K, e6 t$ h! Z+ U0 Z1 G7 C2 }# n$ |7 u
------ Directives ------
6 p, w5 E1 F. K1 p) V" c2 B; l/ C4 j7 u* K
RIPUP_ETCH FALSE;; g" ~2 ? g' g/ t$ \
RIPUP_DELETE_FIRST_SEGMENT FALSE;
+ P0 `/ Z& r' _" F- h5 d8 {. RRIPUP_RETAIN_BONDWIRE FALSE;
+ n3 [+ J; A- X& U4 S; {" G/ DRIPUP_SYMBOLS ALWAYS;3 A$ Z C% ~5 q$ |) s
Missing symbol has error FALSE;1 D# T# \" R) q7 v, s) a6 Q3 }
SCHEMATIC_DIRECTORY 'F:/work/Design/laba_Gate_Power_V2.50/allegro';
- ^& `9 A! K. Y, E% dBOARD_DIRECTORY '';' T& m/ C# V( _# g/ t1 z
OLD_BOARD_NAME 'laba_Gate_Power_V250.brd';
% P# b. E8 U7 ~$ VNEW_BOARD_NAME 'laba_Gate_Power_V250.brd';0 ^0 v$ [) E: R( P k- w z# H
6 u2 v& ~& Q# Z3 p: a" k2 @
CmdLine: netrev -$ -i F:/work/Design/laba_Gate_Power_V2.50/allegro -y 1 F:/work/Design/laba_Gate_Power_V2.50/#Taaaaaa12760.tmp7 V; e6 W$ l' b% T" V9 u; P
+ z0 ?! z& r% x$ V3 @! ]1 p5 M------ Preparing to read pst files ------' C1 U0 L) N) T2 L0 ]0 m; \
; [% w& Z9 m0 Y
Starting to read F:/work/Design/laba_Gate_Power_V2.50/allegro/pstchip.dat ; { y! o" @# B# v
Finished reading F:/work/Design/laba_Gate_Power_V2.50/allegro/pstchip.dat (00:00:00.05)
9 v K' m4 C! VStarting to read F:/work/Design/laba_Gate_Power_V2.50/allegro/pstxprt.dat
# J9 k' f% b, q( F! Z2 I6 S6 Q# k Finished reading F:/work/Design/laba_Gate_Power_V2.50/allegro/pstxprt.dat (00:00:00.00)
% o% }; x) i4 L6 nStarting to read F:/work/Design/laba_Gate_Power_V2.50/allegro/pstxnet.dat & R" R h8 n" `
Finished reading F:/work/Design/laba_Gate_Power_V2.50/allegro/pstxnet.dat (00:00:00.00) k s7 ~* r0 v1 m+ v& `
/ R" `& k- i. A$ |; H) H1 ~
------ Oversights/Warnings/Errors ------
% q! W7 e, _6 K* p& {7 E7 T$ E# j
& ~! g/ P- w+ Q
8 X5 b5 e7 h* E& f6 v8 z+ d#1 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]
6 |: ~9 L0 [" b
5 ^( w- H2 r- u! b7 e; l/ d$ {9 fWARNING(SPMHNI-194): Symbol '0603C' for device 'CAPACITOR-CE_0603C_0.1UF/50V' not found in PSMPATH or must be "dbdoctor"ed./ f5 D8 d# F8 q" R1 T ~$ H
# X8 u! N! k( |7 j) x
#2 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]
* h/ T: k! o2 I. _* L9 v/ _
; X6 V# h. y8 @" j. [4 OWARNING(SPMHNI-194): Symbol '0603C' for device 'CAPACITOR-CE_0603C_0.01UF/50V' not found in PSMPATH or must be "dbdoctor"ed.
& { g4 W a" o7 M7 O9 }+ V5 y; I4 J$ a* X. o
#3 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]! E. r$ |! n. O" |; X$ Y) n# c4 n
/ {( U5 f {7 M' S3 d8 _WARNING(SPMHNI-194): Symbol '0603C' for device 'CAPACITOR-CE_0603C_1NF/50V' not found in PSMPATH or must be "dbdoctor"ed.8 i! Q2 O1 ?4 a+ O
( f5 F/ T: {7 I. A5 ^% u3 ?
#4 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]. e q U" s7 ^# I9 ~% n
8 ^: i0 M1 l: A9 i& j* `# L, |7 d
WARNING(SPMHNI-194): Symbol 'JACK2X1_F_KW_5_08' for device 'FSIP2_JACK2X1_F_KW_5_08_JACK2X1' not found in PSMPATH or must be "dbdoctor"ed.
/ w; L, m( V! |1 j
' W3 ]. l+ P6 |) m% y#5 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]1 n, @3 p/ U0 R% o7 S/ m6 b3 W0 D% M, o
+ y+ m# `) V3 V. i- O" h- q0 q
WARNING(SPMHNI-194): Symbol 'CD0_1' for device 'CAPACITOR-AP/16V_CD0_1_100UF/50' not found in PSMPATH or must be "dbdoctor"ed.& `$ E& b: y# ]2 U! O6 X2 S
4 G1 i4 `- i5 F6 U% X
#6 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]; U& f3 T3 u: d' J H7 ~. T
# S. G0 P) {, [: O
WARNING(SPMHNI-194): Symbol '3216' for device 'CAPACITOR-TA_3216_22UF/10V' not found in PSMPATH or must be "dbdoctor"ed.* ?: A0 O3 f9 f g* M
/ U8 f/ ~5 z" s3 `! A1 y
#7 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]/ J3 P+ k7 R, }. C# O$ x
. F9 t. {1 J7 q% p+ X9 Y8 lWARNING(SPMHNI-194): Symbol 'SMA' for device 'DIODE1N4148_SMA_B340A' not found in PSMPATH or must be "dbdoctor"ed.4 ~ p5 {) [9 G( R
, e" Y5 k6 o# B$ ~ Z0 I" @#8 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]; k9 x( G. g, |" G! j1 l5 ]
8 Y& H/ R2 K$ KWARNING(SPMHNI-194): Symbol '3216U' for device 'RESISTOR_1/4_3216U_0,1%' not found in PSMPATH or must be "dbdoctor"ed.8 v/ s% a; Z+ N# N# A
0 m# `. D! A6 r; r. v#9 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]; g/ S! W' P$ Z) f4 f
$ ]/ B1 G& A! VWARNING(SPMHNI-194): Symbol 'FSIP3_KW_SBACK3' for device 'K7805_FSIP3_KW_SBACK3_K7805-100' not found in PSMPATH or must be "dbdoctor"ed.1 k6 h. S2 f* q! M8 b% ^
; S! i, `/ P$ O/ K------ Library Paths ------( y5 Q7 W+ }: _ x
MODULEPATH = .
& {( ^4 Z# S4 f* z e:/cadence/SPB_16.5/share/local/pcb/modules 8 G6 Q0 y% H, ^7 i
9 I( }* O) n: A, {/ ], a, f
PSMPATH = E:\CADENCE\PACKAGE\PSM\
. Q" B! l% ]6 Z+ ~9 I
! h3 I( F5 W' j+ h p& wPADPATH = E:\CADENCE\PACKAGE\FLASH PAD\
* e, ]- S" p' k* L) b: R% @& b* g. r- ? x0 o
; F% c/ E) F5 p+ F5 e5 H0 I------ Summary Statistics ------
0 M' Y- p& X2 l" d. K9 k- }; g3 c) h- k6 ]
% I" c4 W+ x7 J$ p, e2 X# j7 j' {- W5 u0 K* d7 q
( W( ~. ?% ~% T6 T4 Hnetrev run on Mar 18 18:36:42 2013
- |" _0 B4 V9 |' i" u- N! ] DESIGN NAME : 'LABA_GATE_POWER_V250'8 q7 W! a8 c# b$ [" Z
PACKAGING ON Apr 21 2011 10:02:30; C2 _0 T( T: i: _( H! c
. o' H2 w6 a" ^$ o; E' \$ R6 n0 c COMPILE 'logic'
, s+ p) V( Z9 a" K4 f CHECK_PIN_NAMES OFF* q$ O' d% p5 [; U
CROSS_REFERENCE OFF
! ^" ?. r6 n% W* V# s9 ~" t6 K FEEDBACK OFF
! V6 r* D. O" m. X INCREMENTAL OFF( R* [. q0 C9 g; M
INTERFACE_TYPE PHYSICAL
5 a( G1 l& h6 ~# `( P MAX_ERRORS 500# ^' Z9 B$ x/ @' b. I
MERGE_MINIMUM 5
, G0 e* `% H1 E9 Y' |4 ? NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
' x$ J6 n' ^8 p3 P, F/ c" E NET_NAME_LENGTH 24/ U# q& h( I! s( d% T
OVERSIGHTS ON
" P# r0 I' x! _2 r0 Y REPLACE_CHECK OFF
8 W9 J& ?% @1 n: W* @- w SINGLE_NODE_NETS ON. |$ Q+ b0 X3 i( v
SPLIT_MINIMUM 09 Y6 M% I0 p- G/ S- B+ |+ z/ _
SUPPRESS 20
0 W* D" f' p% l0 O8 A: N WARNINGS ON: S7 g0 S& u" E% Z3 |, [1 J z: R
" \; O( v! {: d. M
No error detected
9 h* F; q4 d T8 i9 w2 P4 U No oversight detected2 F3 i" [6 \4 a3 O
9 warnings detected
0 u5 W/ h/ u2 b5 g: x
2 t9 h" [+ ?% ocpu time 0:00:52
+ T$ `. m0 Y2 m; K, K' n" R5 selapsed time 0:00:00
& l- ?% H H7 R1 Y7 r% W- m
' f2 l! I- A$ {" J" k+ [我的封装路径也没错，是设置的，也能看到生成的器件，也能调用，就是会告警，请问是咋回事？痛苦不得解！
2 q4 H8 H- q3 o6 {9 _ |
|
/1 
发表于 2013-3-18 18:53
收藏
淘帖
支持！
反对！
楼主