|
|
本帖最后由 超級狗 于 2026-4-10 09:47 编辑 6 o$ V! ^! l+ {. Z& T5 x' O# L
& p7 x, G5 ?; P+ Z$ a6 H7 C你用哪顆辣雞 SoC 我不知道,應該是您沒仔細看;但 FPGA 的 PCB Layout Guide 一定會寫。9 Z9 P1 O( Y/ T3 \
9 q l$ F. H" S2 S: `) @2 ^Component Placement (Ask a Question): n/ W) a' k- z+ Q- h0 M3 y
Component placement for capacitors for VDD plane are as follows:
3 g2 D& v* X$ q- The bulk capacitors should be placed near the RTG4 device.
- The bypass capacitors should be placed near, or if possible, on the periphery of the device.1 d& [3 f1 n* G! `% Y) j# X
A sample placement of capacitors is shown in the following figure.% N( [% I0 f5 g0 v" A( h. G
( F5 S# S2 a: ~4 w; o0 h$ x/ t
9 M& ] w4 Q! Z! k' {; t
: O% r5 P1 h* n5 } |
|