|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
pads XV2.7自带的转换工具allegro Designs Translator 转换报错。
, u, m: [) u: v: T" L* o" P求大神指点！（主要是不想装cadence)6 N. c0 h @4 d# K/ g
; J+ u, ?8 i1 c" l: [
报错文本如下：2 T; {6 p9 v$ i# e+ E
3 `6 Z6 e! v6 \Allegro(R) to PADS Layout Translator (Version VX.2.7) 07/04/23 18:24:53Restricted Copyright Siemens 2020. All Rights Reserved4 Y5 B% z* \. }) ~$ b5 f
. ]! h" Q( v% v/ G- {6 _* v
------------------------------------------------------------& g/ D8 W9 c1 V3 F$ z: i e) [! A
Input folder: C:\Users\123\Desktop\IO-TVM-ZYH-003\IO-TVM-ZYH-003\PCB\IO-TVM-ZYH-003.brd
2 l" X4 w* F9 fOutput folder: C:\Users\123\Desktop\
8 U b b; k0 ] I+ N
) @8 V) e! G5 G- v+ c+ z% ]1 \, x[I] Preparing data...& u4 x" z5 w& q# h2 v I' v! V
[F] Allegro design is not prepared for translation. Stopping. Please see Migrating Cadence Allegro Designs for data preparation in Allegro to PADS Layout Translator User's Guide.) Z% a: L7 _* `1 w; {- v9 ?
. G1 t+ l" u# j+ K, A: ?7 r" d- c! c( m& n
/ P8 a3 l# w) H2 E* O
5 L/ F, d; _3 j4 r' Q
* ]2 G7 n' s! L% r9 z i: M
|
|
/1 
发表于 2023-7-4 18:29
收藏
淘帖
支持！
反对！
楼主
