|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
新手刚学allegro16.2要搞个大的工程现在orcad中进行DRC检查时出现了1000多个错误如下:WARNING: [DRC0004] Possible pin type conflict C616,2 Bidirectional Connected to Power
6 W8 A6 }0 F+ x' L" f; X DESIGN, 11 FB MEMORY DECAP (7.10, 3.70)
! Z5 F* ?( j- i u3 U: VWARNING: [DRC0004] Possible pin type conflict C839,2 Bidirectional Connected to Power
. H/ v) M U1 y6 K9 ^ DESIGN, 11 FB MEMORY DECAP (7.50, 10.40) # m+ b* d3 z/ v6 l5 V! `
WARNING: [DRC0004] Possible pin type conflict C613,2 Bidirectional Connected to Power
+ ?& m' Q7 ]7 n. V9 C* L; a1 p. z DESIGN, 11 FB MEMORY DECAP (7.50, 6.60) 5 J" U1 l t9 B+ a+ r2 w
WARNING: [DRC0004] Possible pin type conflict C50,2 Bidirectional Connected to Power
: \- [5 I" @# v8 H6 d DESIGN, 11 FB MEMORY DECAP (7.50, 2.80) ! x2 u- m% T6 K" F0 ]8 m
WARNING: [DRC0004] Possible pin type conflict C804,2 Bidirectional Connected to Power
/ r* I3 k0 S, o3 X/ I DESIGN, 11 FB MEMORY DECAP (7.70, 11.30)
; ^7 ` Y- _( H, \WARNING: [DRC0004] Possible pin type conflict C597,2 Bidirectional Connected to Power
; b& O: Z! c3 J* T4 _8 b DESIGN, 11 FB MEMORY DECAP (7.70, 7.50) * _, F" f) k" N5 V. T0 O4 g8 |+ w
Checking for Unconnected Nets
7 q/ a7 e' F* p4 h, Y" H: m2 oWARNING: [DRC0007] Net has no driving source SNN_FBA_RFU_2
n/ _3 [- ]( ~3 t* l DESIGN, 05 FBA Partition Memory 1 0f 2 (17.20, 4.90) ) o3 T8 n: t G0 c5 z0 H& U5 C
WARNING: [DRC0007] Net has no driving source SNN_FBA_RFU_1
* a: B, [' M& x DESIGN, 05 FBA Partition Memory 1 0f 2 (17.20, 4.80) + l! A$ D9 G( D1 R# F* ^& l
WARNING: [DRC0007] Net has no driving source SNN_FBA_RFU6" Z3 |4 q3 o: q+ j/ @
WARNING: [DRC0006] Net has fewer than two connections SNN_GPU_PD<5>
; A- B- \4 n5 C" t( u' g$ X" r DESIGN, 21 PWR and GND Signals (18.80, 9.80)
9 Z' M M( x# |3 ]& D; sWARNING: [DRC0006] Net has fewer than two connections SNN_GPU_NC<2> c" k& R% o- M f- ]" T
DESIGN, 21 PWR and GND Signals (9.30, 4.60)
) Q/ n1 w3 D6 ^. }ERROR: [DRC0027] Other parts in this package have different values or PCB footprints. /G1Q
{4 t. O f- k3 g# U4 Q DESIGN, 21 PWR and GND Signals (6.40, 4.00)
- q7 f- J ^' w0 [$ RERROR: [DRC0027] Other parts in this package have different values or PCB footprints. /G1T H# k# f, r6 W, n* \5 m9 x$ w
DESIGN, 22 NVVDD Decoupling (2.60, 2.00) . t0 @: R! m% T6 ^8 D
DRC0004]这个错误最多了(这个好像说是管脚类型冲突什么来的)
3 Z2 O$ f8 V/ ], Z导制无法导出网络表
$ a/ f3 n0 B) h! f请各位高手帮忙指点* s% [) d ~3 O6 Y6 E7 d" h5 ]0 y
|
|