|
|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
求助capture原理图导入allegro PCB Editor
; K" k' X/ x" e5 p 刚刚学习allegro,请问网表导入allegro PCB Editor时要怎么设置?导入网表之前要做些什么准备?
T: `4 M7 P) V0 N; f( h在原理图中我把原件的PCB footprint都填上了,跟allegro里面的封装名一致。其实令我很疑惑的是,仅仅
8 W& `1 U8 ~# \! o是在导入网表前设置了网表的路径,却没有具体选择是哪个网络表,加入我的指定路径里有很多个网表,那
& g: J7 J8 o4 u/ w" R" S$ c岂不是很乱,所以我把原理图的名字和PCB 都取同样的名字,而且存放的路径都一样。但是都不能导入,我怀疑是allegro里要设置封装的路径,请大家指教,谢谢
) p1 C7 I! }4 m8 G下面是导入错误提示
0 G0 n3 {3 o! [, ycadence Design Systems, Inc. netrev 15.7 Wed Oct 27 14:42:35 20105 {/ X" t" i; q
(C) Copyright 2002 Cadence Design Systems, Inc.
& f" X" `2 A! o) R, Z# U------ Directives ------
( H& o5 A% q2 G7 C+ P7 H {4 _1 ~RIPUP_ETCH FALSE;3 G$ k) i1 e8 R' x+ {# Z
RIPUP_SYMBOLS ALWAYS;# M4 }% {' G1 b. t4 Z# Y0 L
MISSING SYMBOL AS ERROR FALSE;
4 B$ l4 q4 _( RSCHEMATIC_DIRECTORY 'E:/Cadence/work/pad';
" H# u2 y& [; f5 GBOARD_DIRECTORY '';
! w Q A# O' `OLD_BOARD_NAME 'E:/Cadence/work/pad/MYDSIGNE.brd';
0 e2 a, H: u' L/ ~. |5 W2 b) sNEW_BOARD_NAME 'E:/Cadence/work/pad/MYDSIGNE.brd';
) R2 F, a9 @+ v# w8 _7 E- xCmdLine: netrev -$ -5 -i E:/Cadence/work/pad -y 1 E:/Cadence/work/pad/#Taaaaaa03360.tmp
$ L& o; N( {5 j" [, @* e------ Preparing to read pst files ------
. k. `( o7 _& r
; x* ]1 r4 m9 I! P#1 ERROR(24) File not found3 f4 [; g9 `: W
Packager files not found0 ^# K. D# b/ \% s* F+ k" h
#2 ERROR(102) Run stopped because errors were detected& w$ z2 n' t/ L9 j5 w
netrev run on Oct 27 14:42:35 20109 U9 A0 B7 j7 k( |2 i
COMPILE 'logic'& Z5 I# Y) N _9 I( j
CHECK_PIN_NAMES OFF6 o; A+ u/ X& a6 P$ w8 {; }) m3 g
CROSS_REFERENCE OFF! a9 n; E+ r4 t
FEEDBACK OFF2 b; l- G6 F, b4 U" `: c- ]2 k
INCREMENTAL OFF( B% E( W8 |. K/ a) a0 `
INTERFACE_TYPE PHYSICAL
6 a4 {5 u3 Y' ~ MAX_ERRORS 500
4 z6 B% X t! C* K( a MERGE_MINIMUM 5
/ I5 H" r! A! @. V# e% Q NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|': U1 R5 h+ V* ~; k
NET_NAME_LENGTH 24
) ~& a. L0 g" H. `4 f( d; B# N OVERSIGHTS ON
! T/ d% M, |& a& [% t+ K" ]. m REPLACE_CHECK OFF( l- S% G2 w, @1 Y; A; Y
SINGLE_NODE_NETS ON
6 e5 I7 ~- d$ P SPLIT_MINIMUM 0
/ p2 z" ?$ p# A5 `3 \8 m' K SUPPRESS 20) @$ Y, S0 K0 @; h" |
WARNINGS ON3 c" a, G& c. K6 I5 R+ Q q
2 errors detected
5 q z" Y$ h }2 m4 M% a! z7 e No oversight detected
6 L- B: R2 T9 _* z: {5 h No warning detected
8 w8 V( y$ p5 h( M9 Jcpu time 0:00:045 q0 R( Y6 P! C* V6 L) ?
elapsed time 0:00:00
3 Q/ l$ S D' Q/ x" L& t1 v2 m& H+ m& A- E% M% j
|
|