|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 stupid 于 2010-6-30 14:56 编辑
, K4 O/ z* }; B* t: j& \# G1 x' m. c1 S: u) j. R. |
Chip-Level Design
9 X/ X' U- b0 Q7 a! E/ z6 i5 {$ o3 q4 e4 k2 c
Creating C++ IP for High Performance Hardware Implementations of FFTs, H9 L- ~; E G( V# t
' J1 Z, H2 v0 [' kStrong Encryption and Correct Design Are Not Enough: Protecting Your Secure System from Side Channel Attacks" t0 P' ^# O, N# F4 m4 D
- p: z8 m6 z$ W! yBoard and System Design8 c$ Z' f2 l6 ^9 @
. v: S3 G- a! l9 h8 I, jEffect of Conductor Profile on the Insertion Loss, Phase Constant, and Dispersion in Thin High Frequency Transmission Lines
1 P, S# M# A" `
) i$ N* \, {6 d7 p8 M2 f# M( I6 ?Introduction and Comparison of an Alternate Methodology for Measuring Loss Tangent of PCB Laminates% Q/ z& ~7 Y6 E& k P. R! ~) b
: g4 K7 R3 |; ~/ @' D' N( {
Interconnect Design! {( p: X3 a" z. D: c, o
, j7 v! U$ W) B! qFrequency Dependent Material Properties: So What?: a. O1 e0 ^& W% v7 n; J' G
. K+ f# M* C' l% }) u
Additional Trace Losses due to Glass-Weave Periodic Loading
5 b% g8 P! @7 t# A5 B2 E, N
3 ?. u' L* O: r$ c) \High-Speed Design and Test Category5 R/ `. f9 V R) j
1 ~; n0 H7 B; D2 B: `" C6 y
A New Method for Receiver Tolerance Testing Using Crest Factor Emulation
% J* [. ^2 {0 W8 H; t
{/ ] j$ z5 o+ nAccuracy Improvements of PDN Impedance Measurements in the Low to Middle Frequency Range& s; B# P8 a/ m6 @% @: |1 t1 R- g, I
, g0 h* p n! y# w# c- r+ \2 j
Power and RF Design Category
& h6 j# ?) i$ P/ G
: D9 L1 H& V4 M+ y/ V5 HOn-Chip PDN Noise Characterization and Modeling
( ?2 v7 T* I t
/ h4 ]6 s2 U. o8 Q3 ]4 c& W) mFast Physics-Based Via and Trace Models for Signal and Power Integrity Co-Analysis |
|
/1 
发表于 2010-6-30 14:55
收藏
淘帖
支持！
反对！
发表于 2010-10-3 01:55