|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
本帖最后由 zxli36 于 2010-6-10 11:22 编辑 ! {1 D% d0 L! s8 @ `
* l' g' P$ [0 Y有一个项目文件,已经画好,出过网表,画好PCB。现在要交给其他人稍微修改一下,发现同样的文件(没有修改过),orcad在DRC的时候出现了DRC0039的错误。
4 _& @9 z/ O- r( Z) N" z具体情况是:项目采用层次原理图设计的方法,所有的错误都出现在顶层原理图上,是总线有关的错误。
' k. J8 s+ f0 J具体错误信息:$ Y3 V8 B) F8 |4 E3 Q
Checking Schematic: 00_SYSTEM
3 |$ v' k2 I, e: @8 x; j2 j--------------------------------------------------
1 g8 o9 C+ i3 v {! \ O5 a' YChecking Electrical Rules
, I R6 b9 [; y5 J5 M0 k% d
0 T. C6 R3 D% I4 U8 p/ _7 NChecking for Unconnected Nets
" H% \2 O) ]2 e( t" R+ \7 M# x$ C, j) E7 `- v& J4 {
Checking Off-Page Connections
* \$ Y }' x8 I- |7 g: ]# d H& Q! _3 g% k* M7 M
Checking Pin to Port Connections. y8 `: b) q8 x
8 ^* L; k e( }/ Z! W0 oChecking for Invalid References
8 {0 \; J% p. U2 ^
3 _5 M2 q, U' |( Y; Y1 C1 g1 ]Checking for Duplicate References
" c& v4 V3 G7 W, \ l; x
" P) T p8 O7 ?/ V3 S! x5 Y7 ?3 dReporting Off-Grid Objects
?8 }/ [! c8 ]* n( c3 a: v _/ U# T/ J7 t
Checking Visible Unconnected Power Pins
# r% e3 T5 x6 F! Z0 y
6 [3 o0 F# e4 r. l, ?5 HChecking Misleading Tap connection
# D; [# X- ~& i2 ?6 YERROR: [DRC0039] Tap may not be connected with the bus Check Entire net. CPU_XM1_ADDR15
7 r6 I5 f' S7 t: I) |% B 00_SYSTEM, 2_BLOCK (276.86, 25.40)
( J) t& |. ]; \: V. S; Y6 y9 wERROR: [DRC0039] Tap may not be connected with the bus Check Entire net. CPU_XM1_ADDR148 Z8 @8 ~: I" f* J# F; x
00_SYSTEM, 2_BLOCK (276.86, 25.40) 8 |% C; ^& D" z9 x0 t3 z7 d' w
ERROR: [DRC0039] Tap may not be connected with the bus Check Entire net. CPU_XM1_ADDR13" w7 A5 t$ `/ {3 K' K
00_SYSTEM, 2_BLOCK (276.86, 25.40) - o' V3 o) U# m0 ]3 X! M
ERROR: [DRC0039] Tap may not be connected with the bus Check Entire net. CPU_XM1_ADDR12: _( z8 ^. u$ H+ I; \5 x
00_SYSTEM, 2_BLOCK (276.86, 25.40) 5 o8 @7 @; b' X6 y, l% G6 q9 `
。。。
! ?7 v" r( j/ [ [! m5 N+ {7 i============================================================================================
: m) Q+ o/ r$ I官方文档的解释:: \, T$ J& q! [7 F" M
[DRC0039] Tap may not be connected with the bus Check Entire net. # i% w; K7 d+ m* f
Design Rule Check detected a net physically connected to a bus with a different base name than the net itself. To solve this problem, make sure that the Tap is property connected to the bus.
# f$ f0 ~: O) l; ` \$ a6 w==============================================================================================% g: i% K: E4 m& Y
错误处截图:
* o6 w/ M2 k5 L; }
$ }5 Y! i F% C; P) @/ N
! n) S0 g. {7 G; N$ Q2 f==============================================================================================% A8 x5 S2 a0 ~
注:" n3 L& ^1 o+ n0 b0 h9 t$ d* J9 E8 B$ e
顶层原理图上的大部分总线均出现这样的错误,仅有一条总线没有问题。
* d/ O! i' Q" F8 O7 I: S: I1 V5 ~# u' P7 \# C8 h7 S
==============================================================================================
% I8 O/ T* M* }希望遇到过或者知道这种问题的大侠们多多指教。8 c; x" Z3 G2 I8 M) z$ j
2 |& i. {* \* D+ y4 E3 K% X0 m==========================================& n1 x9 x3 D; l! @" }
新发现:DRC,发现和这个选项有关:Report misleading tap connections
* E* B# q# e( D( z g) D如下图:
3 `& ?- v/ ~# z: i$ E0 g原来是勾选的,就有以上错误,现在不它取消后就没有这样的错误了,请知道内幕的高手指教下。
1 H% p3 S5 L; C5 V! X% `, D7 X
|
|