POWERSI仿真的时候报错 XX is outside of the plane XX

w8832095

POWER SI仿真的时候报错，大佬帮忙看看，哪里出了问题
; M* K7 g; M6 z. y/ R6 d
"Via1302::VREG_S1A_0P8" on layer "Signal$Inner_Layer7" is outside of the plane "Polygon324774::GND".
"Via1313::VREG_S1A_0P8" on layer "Signal$Inner_Layer7" is outside of the plane "Polygon324774::GND".
"Via1316::VREG_S1A_0P8" on layer "Signal$Inner_Layer7" is outside of the plane "Polygon324774::GND".
' P/ X3 ?3 V) j# ~( P( d
7 Z4 W! M1 `0 a4 Q" _"Via1317::VREG_S1A_0P8" on layer "Signal$Inner_Layer7" is outside of the plane "Polygon324774::GND".
"Via1320::VREG_S1A_0P8" on layer "Signal$Inner_Layer7" is outside of the plane "Polygon324774::GND".
9 B0 C2 q1 y7 i3 G/ p; _  Q- X "Via1321::VREG_S1A_0P8" on layer "Signal$Inner_Layer7" is outside of the plane "Polygon324774::GND".
3 _: h0 i2 T* A: l, n3 k "Via1347::VREG_S1A_0P8" on layer "Signal$Inner_Layer7" is outside of the plane "Polygon324774::GND".
% `9 X& Z+ D3 {! }3 V8 G/ { "Via1348::VREG_S1A_0P8" on layer "Signal$Inner_Layer7" is outside of the plane "Polygon324774::GND".
"Via1354::VREG_S1A_0P8" on layer "Signal$Inner_Layer7" is outside of the plane "Polygon324774::GND".
0 |- H8 Z+ W( W; f1 O9 H "Via1355::VREG_S1A_0P8" on layer "Signal$Inner_Layer7" is outside of the plane "Polygon324774::GND".
"Via1421::VDD_EBI_IO" on layer "Signal$Inner_Layer7" is outside of the plane "Polygon324774::GND".
. ?8 c# H; @9 M' J8 t3 d "Via1479::VDD_EBI_IO" on layer "Signal$Inner_Layer7" is outside of the plane "Polygon324774::GND".
" p8 X# ~# t) O' W( R3 X9 U "Via1481::VDD_EBI_IO" on layer "Signal$Inner_Layer7" is outside of the plane "Polygon324774::GND".

道法自然

帮你顶一下

w8832095

不同层，貌似孔的大小不一致，导致短路啊，这个孔径怎么去设置呢

xieda2005

不是告诉你那个过孔了嘛，用里面的查找功能，查找孔，比如报错里面的，Via1302，看看啥问题，