还有没有在用0RCAD10.3精简版本的朋友？昨天开始不能使用了！

hubin6688

还有没有在用0RCAD10.3精简版本的朋友？昨天开始不能使用了！把系统时间往前调一天就可以了，好像是时间到期了，现在网上下载的10.3和10.5都不能用了，时间调一下就可以了，有没有哪位朋友遇到这个问题？

great058

我也碰到这个问题。

great058

SERVER xxx ANY 27001
DAEMON cdslmd c:\cdslmd.exe
# --------------------------------------------------------------------
#
0 @3 B3 W7 X% A# \# E* ^#       License for Cadence PSD Series
#
# --------------------------------------------------------------------
#       Generated especially for
#       User:    xp04
#       Company:
# --------------------------------------------------------------------
#
1 o  t1 o% o; R- P+ v6 a1 K9 e5 A6 u/ E#       Mendling with Feature lines will only invalidate them!
- g  \1 V4 T6 M7 d7 V#
# --------------------------------------------------------------------
  W. ^- e2 g. Y$ @#
' l  I1 t9 q9 f3 c: ~- [2 |0 Q* \PACKAGE EFA-CDS-01 cdslmd 2019.12 50D0C0F14EEEF46F0FE0 \
$ X' m! d: s3 a* X        COMPONENTS="A2dxf ABIT actomd adv_package_designer_expert \
9 e( H$ I( O2 ?3 n* \: C4 M" l9 H        adv_package_engineer_expert ADV_USUPUC_ALL \
3 ?( y/ U6 F8 b+ z( J3 ]0 Q        Advanced_Package_Designer Affirma_NC_Simulator \
( G& H2 ~/ \; y2 y' @+ A        Affirma_sim_analysis_env Affirma_transaction_analysis \
, E; R/ |: P4 t        Affirma_verification_cpit_rtim Allegro_CAD_Interface \
5 |4 w4 B, I9 w7 i, B7 C        Allegro_design_expert Allegro_Designer Allegro_designer_suite \
8 R' X5 K; G3 B+ ]        allegro_dfa allegro_dfa_att Allegro_Expert Allegro_Librarian \
$ b. g3 r; {- s+ ^( j        allegro_non_partner Allegro_PCB Allegro_PCB_Interface \
! Q9 B7 G! ~' K. P        Allegro_performance Allegro_studio Allegro_Symbol \
        Allegro_Viewer_Plus allegroprance ANALOG_WORKBENCH APD \
* l; y+ C* o1 f5 b9 l        archiver arouter AWB_Batch AWB_BEHAVIOR AWB_DIST_SIM \
0 t7 q5 s# y( Y        AWB_MAGAZINE AWB_MAGNETICS AWB_MIX AWB_PPLOT AWB_RESOLV_OPT \
0 P6 l2 W* E' \  [. Z6 a: n        AWB_RESOLVE_OPT"
4 ]. T6 Y- ]% kPACKAGE EFA-CDS-02 cdslmd 2019.12 006030C10306920F9721 \
7 A0 p; i8 Q* B; F5 }/ a/ V        COMPONENTS="AWB_SIMULATOR AWB_SMOKE AWB_SPICEPLUS AWB_STATS \
  S( w: G1 _" B+ r# S        AWBAA AWBSimulator Base_Digital_Body_Lib Base_Verilog_Lib \
        BOARDQUEST BoardQuest_Designer BoardQuest_Team BOGUS \
        Cadence_chip_assembly_rtr_ALL Cadence_chip_assembly_rtrEngr \
* X7 Q  D& }( }0 D4 u        caeviews cals_out Capture Capture_CIS_Studio CaptureCIS \
        cbds_in cdxe_in CHDL_DesignAccess CheckADV_ALL CheckFST_ALL \
; e' I+ R+ `4 d9 ?; H        Checkplus_Expert CISoption comp Concept_HDL_expert \
6 S! B) ]1 v; [        Concept_HDL_rules_checker Concept_HDL_studio ConceptHDL \
        CP_Ele_Checks cpe crefer cvtomd CWAVES debug DFM_USUPUC_ALL \
" H. W1 |( j! C! f- T        DISCRETE_LIB dracula_in"
PACKAGE EFA-CDS-03 cdslmd 2019.12 40A0708139C03D1415F7 \
( E" s; q  Q6 T2 \5 r        COMPONENTS="dxf2a EB_4SUPUC_ALL EB_USUPUC_ALL eCapture \
  X2 Q3 F9 T  k4 z( i* |        EDIF_Netlist_Interface EDIF_Schematic_Interface EditBase_ALL \
        EditFST_ALL EditPlace_ALL EditRoute_ALL EMCdisplay EMControl \
; P4 J: m9 _, z6 C0 w) H        EMControl_Float EMI_ALL expert expgen explorer Express \
        ExpressPlus Extended_Digital_Body_Lib Extended_Verilog_Lib \
( M0 U: v/ B! A0 }. a$ N8 a; E        fethman fetsetup FloatPC_ALL floorplan Framework \
        fst_Usupuc_all FUNCTION_LIB gbom glib gloss gphysdly gscald \
* p( A0 I' W1 U# S4 w8 ?3 M' i  S        gspares HDL-DESKTOP hp3070 HYB_USUPUC_ALL IC_autoroute_ALL \
8 B, T0 M- N& V- h        IC_device_place_ALL IC_devicegen_ALL"
2 u# `! b5 T. Q" c) xPACKAGE EFA-CDS-04 cdslmd 2019.12 30801091DAE1B711FC58 \
        COMPONENTS="IC_deviceplace_ALL IC_edit_ALL IC_editfast_ALL \
5 A& H# n- O1 ]: l; U3 y& \2 O* L        IC_gcell_route_ALL IC_hsrules_ALL IC_Inspector_ALL \
        IC_InspectorEngr IC_InspectorEngr_ALL IC_mp_route_ALL \
        IC_power_route_ALL IDF_Bi_Directional_Interface \
- q$ c3 u9 F+ @/ ~  @; G        iges_electrical intrgloss Intrica_powerplane_builder intrroute \
4 f! e6 o" v" H1 u( G' E) \+ `        intrsignoise IPB_4SUPUC_ALL IPB_USUPUC_ALL ipc_in ipc_out \
% o+ u* d2 }) H/ p' a. o        IPlaceBase_ALL Layout LayoutEE LayoutEngEd LayoutPlus \
        LEAPFROG-BV LEAPFROG-CV LEAPFROG-SLAVE LEAPFROG-SV \
        LEAPFROG-SYS LID11 LINEAR_LIB LSE lwb MAG_LIB MASTERTAG mdin \
+ K9 q6 E, X3 ], l- e* u        mdout mdtoac mdtocv"
PACKAGE EFA-CDS-05 cdslmd 2019.12 709080B1B225997E86A8 \
& @( W/ [. q3 o/ ^        COMPONENTS="MIXAD_LIB modelIntegrity multiwire \
; [& x' {0 @: ~2 d        NC_VHDL_Simulator NC_SystemC_Simulator Nihongoconcept \
        OpenModeler OpenModeler_SFI OpenModeler_SWIFT OpenSim \
3 ]5 {7 A. i) x+ E1 |        OpenWaves Optimizer OptimizerAA OrCAD OrCAD_Capture_CIS_option \
       
( C2 V" X6 {2 G" H9 r        PB_USUPUC_ALL PCB_design_expert PCB_design_studio PCB_designer \
        pcb_editor pcb_interactive PCB_librarian_expert pcb_prep \
1 o; H, P. i& P. j3 p. }        PCB_studio_variants pcomp PE_Librarian PlaceBase_ALL placement \
5 k6 R1 o" V# x: \7 L6 z6 ^        PlaceOrIPlace_ALL plotVersa PO1100 PO1110 PO1300 PO1310 PO1320 \
9 }7 d3 R0 E4 \) L+ o( _" z/ I+ |! {        PO1330"
PACKAGE EFA-CDS-06 cdslmd 2019.12 4030F0D1DDB23CB51B53 \
+ Q7 \/ ~/ g; I  ^* D7 l        COMPONENTS="PO1340 PO1400 PO1410 PO1420 PowerIntegrity \
( T6 S  o* H1 d1 Y        PPRoute_ALL Prevail_Board_Designer Prevail_Designer PS2010 \
        PS2200 PS3010 PSpice PSpiceAA PSpiceAAOptimizer PSpiceAAStudio \
        PSpiceAD PSpiceADAA PSpiceADStudio PSpiceBasics PSpiceStudio \
        ptc_in ptc_out PWM_LIB PX3500 PX3710 PX3910 quanticout \
- H9 P7 M( M, o- H        RapidPART rapidsim RB_4SUPUC_ALL RB_6SUPUC RB_6SUPUC_ALL \
        RB_USUPUC RB_USUPUC_ALL realchiplm RouteADV RouteADV_ALL \
        RouteBase RouteBase_ALL RouteDF"
PACKAGE EFA-CDS-07 cdslmd 2019.12 40F0106176E4BBB2D3D1 \
        COMPONENTS="RouteDFM_ALL RouteFST RouteFST_ALL RouteHYB_ALL \
        RouteMin_ALL RouteMVIA_ALL RouteOrEdit_ALL rt sdrc_in sdrc_out \
; N6 N! ?" y4 t        shapefill signal_explorer signoise SigNoise_Float SigNoiseCS \
        SigNoiseEngineer SigNoiseStdDigLib Sigxp sigxp_explorer \
        Sigxp_tier Sigxp_tier_EXPERT SimVision skillDev SPECCTRA_256U \
        SPECCTRA_6U SPECCTRA_ADV SPECCTRA_APD SPECCTRA_autoroute \
        SPECCTRA_autoroute_ALL SPECCTRA_autorouteEngr \
- K; y# F; q$ t        SPECCTRA_designer SPECCTRA_designer_ALL SPECCTRA_designerEngr \
        SPECCTRA_DFM SPECCTRA_expert SPECCTRA_expert_ALL \
, G4 e# |1 _, L$ ?        SPECCTRA_expert_system SPECCTRA_expert_system_ALL \
  [. D% Y" y# @% Y        SPECCTRA_expert_systemEngr SPECCTRA_expertEngr"
PACKAGE EFA-CDS-08 cdslmd 2019.12 4010E001C03C574EA29E \
. H$ ~+ s! v0 O* J0 M        COMPONENTS="SPECCTRA_HP SPECCTRA_PCB SPECCTRA_PCB_ALL \
        SPECCTRA_PCBEngr SPECCTRA_performance SPECCTRA_performance_ALL \
- L2 b! L+ ?6 E# |: p/ u( Z! E        SPECCTRA_QE SPECCTRA_VT SPECCTRAQuest SPECCTRAQuest_expert \
4 r" _" Z. ~: C1 N        SPECCTRAQuest_Planner SPECCTRAQuest_SI_expert \
( N2 J: s. q% t7 A) ]: k7 q        SPECCTRAQuest_signal_expert SPECCTRAQuest_signal_explorer \
        SQ_Digital_Logic_SI_Lib SQ_FPGA_SI_Lib SQ_Memory_SI_Lib \
        SQ_Microprocessor_SI_Lib stream_in stream_out StudioPSpiceAD \
1 U& q+ N/ E7 [8 i: H( v9 C        swap SWIFT sx Synlink_Interface Team_EFA tscr tune tw01 tw02 \
; w8 e) ]6 W$ B' h* k, Q+ [: H        UET ULMdelta ULMecho ULMhotel ULMindia ULMjuliette ULMmike \
; N9 t6 J" ]% e/ t9 \        Unison_SPECCTRA_4U VB_4SUPUC_ALL VB_6SUPUC"
, `, U# X( ]8 A% ~# u5 u" pPACKAGE EFA-CDS-09 cdslmd 2019.12 B0800091DEDE2463C4D0 \
        COMPONENTS="VB_6SUPUC_ALL VB_USUPUC VB_USUPUC_ALL \
        VERILOG-SLAVE VERILOG-XL vgen VHDLLink viable ViewBase \
        ViewBase_ALL ViewBaseEngr ViewBaseEngr_ALL \
( Z9 [; `9 L/ n. v& h) U        Virtuoso_custom_router_ALL Virtuoso_custom_routerEngr \
* w2 M9 }; J; Q8 K/ I* r! o        visula_in vloglink VXL-LMC-HW-IF VXL-TURBO VXL-VCW VXL-VET \
, B6 F- @8 D* @: K# a        VXL-VLS VXL-VRA WinActel WinAltera WinAMDMACH WinAtmel \
% V# F5 \; }) b8 r, k. J5 {        WinAutoRouteU WinCapture WinCaptureCIS WinDesignLab WinDevEqu \
        WinEditRouteU WinExpress WinExpressPlus WinLayout WinLayoutEE \
# s: f; _# c' E. S! \0 G1 p0 U        WinLayoutPlus WinMACHfiveVP WinMicroSim WinMinc"
PACKAGE EFA-CDS-10 cdslmd 2019.12 D0303001C3A577CFA14E \
+ f9 L( B0 l4 M0 h        COMPONENTS="WinOptimizer WinOrCAD WinParts WinPCBoards WinPLD \
        WinPLSyn WinPLSynPart WinProbe WinPSpice WinPSpiceAD WinStmEd \
        WinXilinx"
: N& m' k* C8 [0 v$ E#
, z  V, R' U! _# ~# q' U/ \5 t8 R# --------------------------------------------------------------------
#
INCREMENT EFA-CDS-01 cdslmd 2019.12 23-dec-2019 uncounted AD8107572717EEA50D97 "" ANY
% U; M9 E; k* n  E# {INCREMENT EFA-CDS-02 cdslmd 2019.12 23-dec-2019 uncounted AD9107572C17EEA50E92 "" ANY
3 z+ X( n4 d  v9 vINCREMENT EFA-CDS-03 cdslmd 2019.12 23-dec-2019 uncounted BDA107572D17EEA51F91 "" ANY
INCREMENT EFA-CDS-04 cdslmd 2019.12 23-dec-2019 uncounted BDB107572A17EEA52094 "" ANY
1 ?0 O& d* Z. b$ s0 {INCREMENT EFA-CDS-05 cdslmd 2019.12 23-dec-2019 uncounted BDC107572B17EEA52193 "" ANY
: d1 E$ t' }2 }, Y: U, v& lINCREMENT EFA-CDS-06 cdslmd 2019.12 23-dec-2019 uncounted BDD107572017EEA5229E "" ANY
INCREMENT EFA-CDS-07 cdslmd 2019.12 23-dec-2019 uncounted BDE107572117EEA5239D "" ANY
  @" R7 P- t) m& f. `INCREMENT EFA-CDS-08 cdslmd 2019.12 23-dec-2019 uncounted ADF107572E17EEA51490 "" ANY
' f6 c, c( d' \; X. U7 x+ |6 o  K" \0 RINCREMENT EFA-CDS-09 cdslmd 2019.12 23-dec-2019 uncounted BD0107572F17EEA5158F "" ANY
INCREMENT EFA-CDS-10 cdslmd 2019.12 23-dec-2019 uncounted AD810787261AEEA50D98 "" ANY
! j, N- E: ~  Y8 C  q#
  F7 h% p% x) O! `) W1 |# --------------------------------------------------------------------
5 F9 A0 x2 W5 g$ G2 z4 ~0 S% y#

#
4 [! X4 F0 L1 h#       License generated by Team EFA 2004 Keygen
# A5 Q! V- b  ]4 A) _0 S

great058

看License的日期刚好是2019.12 23

zg927

也是16.3精简版没碰到这个问题啊

great058

zg927 发表于 2020-1-7 12:11
2 P! Y% m  c. p7 p也是16.3精简版没碰到这个问题啊

看你License的日期到期日期是什么时候？
5 w! |. y+ I; O% q  O9 v7 ^- D9 J

zg927

great058 发表于 2020-1-7 18:29
看你License的日期到期日期是什么时候？

在哪看日期啊？

great058

zg927 发表于 2020-1-9 15:16
在哪看日期啊？

用记事本打开License
, e7 w2 M1 ^+ u% ?

zg927

great058 发表于 2020-1-14 09:10
用记事本打开License

显示都是2010的日期
。。。。。。。。。
4 }: Y$ U" l7 u! n* F8 c
INCREMENT WinProbe cdslmd 16.0 31-dec-2010 uncounted \
        EDD703435562B757EC3C VENDOR_STRING=JERM HOSTID=ANY \
        ISSUER=Ghost/ZWT SN=2006-08-27T00:00:00:123 TS_OK \
        SIGN2=EDD703435562B757EC3C
& P# l) W/ ?9 l0 J; `$ p/ C  |INCREMENT WinDevEqu cdslmd 16.0 31-dec-2010 uncounted \
+ p" s, V1 }  |; C* Y3 [1 Y9 T  b        6DD773933F6DB5A7595B VENDOR_STRING=JERM HOSTID=ANY \
        ISSUER=Ghost/ZWT SN=2006-08-27T00:00:00:123 TS_OK \
5 o+ Q2 g( {) i7 o7 g! Y! s- Q        SIGN2=6DD773933F6DB5A7595B
4 Y  A7 J5 w, J9 l# bINCREMENT WinDesignLab cdslmd 16.0 31-dec-2010 uncounted \
        5D8733638BE1778ECB36 VENDOR_STRING=JERM HOSTID=ANY \
        ISSUER=Ghost/ZWT SN=2006-08-27T00:00:00:123 TS_OK \
  d/ B0 G" `9 C$ I& f3 o0 D/ R. W        SIGN2=5D8733638BE1778ECB36
/ k; O; Z$ i* F: W  U- ^. w  l) AINCREMENT WinMicroSim cdslmd 16.0 31-dec-2010 uncounted \
, t; ]6 Y3 ]( y& k. o" p5 O        3D7783A3AA631F31D9CD VENDOR_STRING=J:PERM HOSTID=ANY \
        ISSUER=Ghost/ZWT SN=2006-08-27T00:00:00:123 TS_OK \
$ @  m6 {- o% n  F0 z        SIGN2=3D7783A3AA631F31D9CD
! r, w2 ^, Z7 A. l" D5 U
  `# y' E: K8 D1 k9 @
。。。。。。。。。。
' z  Z3 F; k. x  a% I2 t4 ~
- m' I2 B" h( z* Z7 F& }

hubin6688

下载个cracklock软件，就可以使用了，可以百度下这个软件的使用教程