FPGA ------- 部分重配置的基本介绍

ulppknot

1.1 Overview
# k. w: J7 ]% T  Z  \; G  p+ A# F
& H( |7 N! v0 w8 }- ]
8 e2 E( a0 K+ a: @, l4 k Timemultiplex hardware dynamically on a single FPGA is advantageous:


9 L) y/ G) J0 qfigure1.1  Basic Premise of Partial Reconfiguration
; s1 Y& l7 l. `7 u

  Aftera full BIT file configures the FPGA, partial BIT files can be downloaded tomodify reconfigurable regions in the FPGA without compromising the integrity ofthe applications running on those parts of the device that are not beingreconfigured.
" A1 N* G8 }5 E2 z4 P0 f) x
/ P2 k0 p  d& V# p$ O

+ X6 A$ b6 _9 C  I8 h+ L

游客，如果您要查看本帖隐藏内容请回复

# o  x. L. i; e: U  E/ L" {7 h


! T7 T4 E6 G$ _5 p. ?, i6 v

; a( Q- R$ h; d
9 y; E" y9 M% q' s" E6 ?

Demyar

谢谢分享

weijie015

好，谢谢分享