MIXED-SIGNAL AND DSP DESIGN TECHNIQUES

Pang8343569

LBSALE[10]LBSALEMIXED-SIGNAL AND DSP DESIGN TECHNIQUES
SECTION 1
  B: j( n0 F8 g1 C; H# Y, @/ UINTRODUCTION
SECTION 2
* u; q. W9 o$ \' T$ m5 ]( O6 TSAMPLED DATA SYSTEMS
. `1 m) L; H4 Z
Discrete Time Sampling of Analog Signals
! A! A+ B% E* d9 j, k. `
ADC and DAC Static Transfer Functions and DC Errors
5 I8 |- E# r* v" M! g/ p
AC Errors in Data Converters

DAC Dynamic PeRFormance
8 a  u. b; O3 S( t4 xSECTION 3
- j; g  {0 U5 d1 {( O6 t& ^ADCs FOR DSP APPLICATIONS
% h% L$ D+ e6 q, l8 x
Successive Approximation ADCs
, E9 p) ?& ]" ^$ O+ _2 S) h: x
Sigma-Delta ADCs
# C. {8 T1 H+ ^/ x: b
Flash Converters
/ e7 C9 p/ Y  e! D/ p
Subranging (Pipelined) ADCs
5 W3 q4 |) |0 M7 f6 J& m
Bit-Per-Stage (Serial, or Ripple) ADCs
SECTION 4
DACs FOR DSP APPLICATIONS

DAC Structures
/ B# \. S8 C3 @& s4 V
Low Distortion DAC Architectures
4 e1 ]7 ?* X+ A/ Y7 U' m' z1 u
DAC Logic
% V. h( G$ C- R- w' o8 {
Sigma-Delta DACs

Direct Digital Synthesis (DDS)
+ f  ?7 G  N) L9 R# FSECTION 5
, t- W2 ~, s* x9 |7 N7 y. lFAST FOURIER TRANSFORMS

The Discrete Fourier Transform
6 D, h5 F# Q9 o2 v2 i: O
The Fast Fourier Transform
; Y! ?$ h* l5 [7 J# r( X! a& P) j
FFT Hardware Implementation and Benchmarks

DSP Requirements for Real Time FFT Applications
# K$ B: @  w) i9 ~- r  d- _: Q
Spectral Leakage and Windowing
" B; K! r  Z! {1 \SECTION 6
; ?9 _  V+ s. v) R3 @DIGITAL FILTERS
* p# Q" Z; U; p6 k, w$ ?, D
Finite Impulse Response (FIR) Filters
) _% W/ [8 h3 T6 P6 T& G
Infinite Impulse Response (IIR) Filters

Multirate Filters

Adaptive Filters
SECTION 7
DSP HARDWARE
& A- R) H# P; M) K) B/ H* n& {$ s
Microcontrollers, Microprocessors, and Digital Signal
& l2 O+ M$ l5 Y" }9 K1 L+ [4 b+ v3 iProcessors (DSPs)

DSP Requirements

ADSP-21xx 16-Bit Fixed-Point DSP Core
! O$ c5 O3 z9 R9 [
Fixed-Point Versus Floating Point

ADI SHARC® Floating Point DSPs

ADSP-2116x Single-Instruction, Multiple Data (SIMD)
Core Architecture

TigerSHARC™: The ADSP-TS001 Static Superscalar
, t6 E0 d1 p0 K7 B  ODSP

DSP Benchmarks

DSP Evaluation and Development Tools
SECTION 8
INTERFACING TO DSPs

Parallel Interfacing to DSP Processors: Reading Data
From Memory-Mapped Peripheral ADCs
, R/ B7 L; B  G. `; P
Parallel Interfacing to DSP Processors: Writing Data to
/ X, V) l6 q' e- K# p9 `' mMemory-Mapped DACs

Serial Interfacing to DSP Processors

Interfacing I/O Ports, Analog Front Ends, and Codecs to
DSPs

DSP System Interface
SECTION 9
( K$ |6 V" Y9 F5 Y7 p' v( ]5 s. cDSP APPLICATIONS
2 G1 t, Z- H7 K
High Performance Modems for Plain Old Telephone
Service (POTS)

Remote Access Server (RAS) Modems

ADSL (Assymetric Digital Subscriber Line)
* Z% |& G- c5 W3 F; X
Digital Cellular Telephones
' I4 M5 S+ i& M  R
GSM Handset Using SoftFone™ Baseband Processor
and Othello™ Radio

Analog Cellular Basestations
) D) c5 T3 Q; r+ M. F6 M) `
Digital Cellular Basestations
$ B% c/ s" ^+ w( v
Motor Control

Codecs and DSPs in Voiceband and Audio Applications

A Sigma-Delta ADC with Programmable Digital Filter
SECTION 10
% f0 s& I9 b0 Y3 xHARDWARE DESIGN TECHNIQUES
1 Y5 z) u3 q) v/ h" {* E
Low Voltage Interfaces
; d, K% x$ \7 o0 i
Grounding in Mixed Signal Systems

Digital Isolation Techniques

Power Supply Noise Reduction and Filtering

Dealing with High Speed Logic
. J7 r7 w) N8 ?  [0 L0 @0 y' T2 UINDEX文字

Pang8343569

~~~

jerryli

绝对好的资料