找回密码
 注册
关于网站域名变更的通知
查看: 1942|回复: 2
打印 上一主题 下一主题

PDS

[复制链接]

该用户从未签到

跳转到指定楼层
1#
发表于 2007-12-28 17:23 | 只看该作者 回帖奖励 |倒序浏览 |阅读模式

EDA365欢迎您登录!

您需要 登录 才可以下载或查看,没有帐号?注册

x
PCB Stackup and Layer Order中:
5 x( A# w% ^) X) d4 X/ u0 mPower supplies with high transient current should have their associated VCC planes close to the1 `8 n% `$ c2 s% o3 I/ v
top suRFace (FPGA side) of the PCB stackup to decrease the distance in the vertical direction$ @  B: K: K. }8 {$ I
that currents travel through VCC and GND vias before reaching the associated VCC and GND4 \; g* W/ x( F2 y9 N# V: w" j
planes. As mentioned in the previous section, every VCC plane should have a GND plane0 T6 h) S6 u! C  v; N* ~  e
adjacent to it in the stackup to reduce spreading inductance. Since high-frequency currents- f3 g2 ]6 _' h
couple tightly due to skin effect, the GND plane adjacent to a given VCC plane tends to carry the8 Q0 X) S: m/ X: _, q8 {
majority of the current complementary to that in the VCC plane. For this reason, adjacent VCC" ]; D) z6 l- {8 M1 M, B8 i
and GND planes are considered as a pair.
1 M; g: \/ v% i1 N+ V
這裡面,說的VCC,GND層到底所何放置?
. }( b- `" `7 ?2 m/ a謝謝!
alooha 该用户已被删除
2#
发表于 2007-12-29 09:55 | 只看该作者
提示: 作者被禁止或删除 内容自动屏蔽
liujie123 该用户已被删除
3#
发表于 2007-12-29 11:28 | 只看该作者
提示: 作者被禁止或删除 内容自动屏蔽
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

推荐内容上一条 /1 下一条

EDA365公众号

关于我们|手机版|EDA365电子论坛网 ( 粤ICP备18020198号-1 )

GMT+8, 2026-4-18 14:12 , Processed in 0.093750 second(s), 26 queries , Gzip On.

深圳市墨知创新科技有限公司

地址:深圳市南山区科技生态园2栋A座805 电话:19926409050

快速回复 返回顶部 返回列表