|
|
补丁包更新内容:
5 y* ~7 o3 `; T1 R+ A5 F7 y4 M$ j4 k. m8 w
DATE: 02-12-2016 HOTFIX VERSION: 065
9 [. [ m: W2 L, X( t% j9 s/ a===================================================================================================================================
! U) X- n) t3 s8 k& v. d7 eCCRID PRODUCT PRODUCTLEVEL2 TITLE$ m& C6 ]/ N! t3 l- t
===================================================================================================================================# B" @7 ^4 E% h( F
1511947 ADW DSN_MIGRATION Command line arguments of the 'designmigration' command are not working
4 X: ]1 J) v7 `3 C( z( e3 I1517388 ALLEGRO_EDITOR SHAPE DRC error reported as PCB Editor fails to read the void for a via
M1 _% F9 ^% m) z, z3 n* Y( Q( u1521661 ALLEGRO_EDITOR PLACEMENT 'place replicate create': Automatically select etch objects connected to symbols, but not to objects outside the circuit
9 ?# T$ T) M& ?, g' \% g! X1522831 APD OTHER axlSpreadsheetSetColumnProp with 'AUTO_WIDTH' propName does not autofit the contents.' D! ?( r4 D' c# E* e8 e4 D
1524773 SIG_INTEGRITY SIMULATION Running PCB SI Probe and SigXplorer simulations show different number and shapes of waveforms
% L# K0 C7 i& V. k9 S9 [1524875 F2B PACKAGERXL Packaging using csnetlister fails, while manual packaging of individual blocks works fine
$ i2 l* \" a0 I1 i2 I ], x3 W1527785 SIP_LAYOUT WIREBOND SiP Layout stops responding when adding a wire to an existing finger0 ]0 @1 t9 S% @, a$ i( V+ _
1528479 ADW LRM LRM crashes when opened on a lower-level block in a hierarchical design
, ]5 {! i4 @5 \1531425 CONCEPT_HDL CORE DE-HDL crashing while trying to add a NetGroup
8 q8 \: _2 o9 U/ K1532722 ALLEGRO_EDITOR NC Backdrill NCDrill files not getting created with PA3100 license. |
|
/1 
发表于 2016-2-18 14:10
收藏
淘帖
支持！
反对！
楼主
