|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
本帖最后由 pzt648485640 于 2015-10-18 11:10 编辑 . V' }6 i4 N& C# d) v
) H z; ^4 G0 e' m1 X
由于17.0作为过度版;固未做太多更新;应坛友需求所发; ?" u7 c' B4 s; y2 @
DATE: 09-04-2015 HOTFIX VERSION: 006! y/ h: D3 I& G" J
===================================================================================================================================/ h: b( r5 l; V( c* K; r, m
CCRID PRODUCT PRODUCTLEVEL2 TITLE l, d% |! {4 h+ X& P; O2 F# ?$ I
===================================================================================================================================
) t* _6 ^! y+ Z1458272 SIP_LAYOUT ASSY_RULE_CHECK File size increases by factor 4 after ADRC check on a specific customer design
, L6 F5 y, U% [& q: |1460178 allegro_EDITOR INTERFACE_DESIGN PCB Editor crashes on deleting vias or nets
$ v4 e% y0 C/ N6 c1 m Y, \1461387 SIP_LAYOUT skill axlDBRefreshID(nil) removes ID from assigned variable
& U$ J2 I# C6 u0 E1461625 SIP_LAYOUT ASSY_RULE_CHECK Core polygon routines are not creating proper polygons; ADRCs reported: "acute angle", "exposed metal to exposed metal"7 S3 }8 t; y0 y( w' n
1464771 SIG_INTEGRITY OTHER Application crashes when extracting Diff Pair topology from Constraint Manager) A3 F; ]- E8 s9 n& y
) `) Y; B! C3 M6 q3 fhttp://pan.baidu.com/s/1gdhBNzl
- ]6 ~/ K" m: T+ a; C0 O9 {' Z6 g. ~* t/ \6 B# v
直连SPB17.0
" i- n7 B2 k$ H% X
( x- V% x3 r# q/ J, U7 e3 N) i
3 {5 x$ v6 ~' H- y |
|