MIXED-SIGNAL AND DSP DESIGN TECHNIQUES

Pang8343569

LBSALE[10]LBSALEMIXED-SIGNAL AND DSP DESIGN TECHNIQUES
% v. E5 b+ K( K+ Q' E5 A8 w& {9 tSECTION 1
INTRODUCTION
SECTION 2
SAMPLED DATA SYSTEMS
' I' c  ]2 I3 S0 U9 K0 w
Discrete Time Sampling of Analog Signals

ADC and DAC Static Transfer Functions and DC Errors
4 z. u' W$ i( Y, _" k
AC Errors in Data Converters

DAC Dynamic PeRFormance
SECTION 3
ADCs FOR DSP APPLICATIONS
: e( V9 P1 T$ k" l" N! ]) ?5 R- x
Successive Approximation ADCs

Sigma-Delta ADCs

Flash Converters

Subranging (Pipelined) ADCs

Bit-Per-Stage (Serial, or Ripple) ADCs
SECTION 4
/ j& C8 Q. [  A/ C2 ZDACs FOR DSP APPLICATIONS
4 V; Y- _# W) N8 m8 `
DAC Structures
4 a" v+ b! T! `! [2 P  V
Low Distortion DAC Architectures

DAC Logic

Sigma-Delta DACs

Direct Digital Synthesis (DDS)
0 n$ V, j' G8 c0 [) MSECTION 5
- `& r4 v) B- r5 i" dFAST FOURIER TRANSFORMS
/ ?* X3 \4 T- X% W# \
The Discrete Fourier Transform
) N. Y5 _' ~& S6 q' v" g$ w
The Fast Fourier Transform

FFT Hardware Implementation and Benchmarks

DSP Requirements for Real Time FFT Applications
& O! |: O) \2 V( J: w8 |
Spectral Leakage and Windowing
9 g- e) ~, n* ]7 USECTION 6
8 C6 P8 O) E5 B2 f9 G( S! X$ ADIGITAL FILTERS
. L4 q# E3 P' v, L* w* v& D* I2 L
Finite Impulse Response (FIR) Filters
7 ~( f4 y& e9 h3 G8 B
Infinite Impulse Response (IIR) Filters
4 l9 Z% q7 E4 R  e# _
Multirate Filters
. H" X. u& Y% P- ~9 ~
Adaptive Filters
0 b; K7 M8 L+ q: t$ ZSECTION 7
: M( w' Q. f, M* i- o' BDSP HARDWARE

Microcontrollers, Microprocessors, and Digital Signal
Processors (DSPs)
! p! A. m' e! k% {  N8 ]
DSP Requirements

ADSP-21xx 16-Bit Fixed-Point DSP Core
0 k3 d1 w% r& n; N5 s) V
Fixed-Point Versus Floating Point
! S( q- |! j! k( |0 [# f
ADI SHARC® Floating Point DSPs

ADSP-2116x Single-Instruction, Multiple Data (SIMD)
Core Architecture

TigerSHARC™: The ADSP-TS001 Static Superscalar
DSP

DSP Benchmarks
' w+ s2 t) x' L2 K7 x
DSP Evaluation and Development Tools
SECTION 8
INTERFACING TO DSPs

Parallel Interfacing to DSP Processors: Reading Data
' a$ e$ q5 C# |& @& E, sFrom Memory-Mapped Peripheral ADCs
6 c( C1 c: ]* m$ I  ^& N- E2 I
Parallel Interfacing to DSP Processors: Writing Data to
) M* K4 f: i1 kMemory-Mapped DACs

Serial Interfacing to DSP Processors
$ }, R, A5 E! o2 ]: g
Interfacing I/O Ports, Analog Front Ends, and Codecs to
DSPs

DSP System Interface
SECTION 9
, ]0 W) Q2 S( q% X# u6 ODSP APPLICATIONS
$ s8 J) l! F% l* ]& S3 N" U% P
High Performance Modems for Plain Old Telephone
Service (POTS)
! ~6 R# G8 V# a% [. W
Remote Access Server (RAS) Modems
7 A% F8 X2 y0 A6 i1 n; j5 Q9 w
ADSL (Assymetric Digital Subscriber Line)
: B' Q: k! F/ T: G* e& }6 o  ?) [- `
Digital Cellular Telephones
$ G/ T2 W$ J) [/ J1 |' |
GSM Handset Using SoftFone™ Baseband Processor
! I, N, W( c/ H& n6 |0 x# fand Othello™ Radio

Analog Cellular Basestations
/ }7 p. k. Z4 m2 J' Y4 a
Digital Cellular Basestations

Motor Control

Codecs and DSPs in Voiceband and Audio Applications

A Sigma-Delta ADC with Programmable Digital Filter
SECTION 10
. ?/ `" Z$ H3 A$ X, PHARDWARE DESIGN TECHNIQUES

Low Voltage Interfaces
* E; u7 V4 g/ U
Grounding in Mixed Signal Systems

Digital Isolation Techniques
! l% X( }3 v" q
Power Supply Noise Reduction and Filtering
) {' o# Q+ M2 j: c
Dealing with High Speed Logic
2 _+ H  s) @" g- n# d% X; Y' g- |INDEX文字

jerryli

绝对好的资料
9 D7 ?! q) E+ R; V: M

Pang8343569

~~~