找回密码
 注册
关于网站域名变更的通知
查看: 1887|回复: 2
打印 上一主题 下一主题

PDS

[复制链接]

该用户从未签到

跳转到指定楼层
1#
发表于 2007-12-28 17:23 | 只看该作者 回帖奖励 |正序浏览 |阅读模式

EDA365欢迎您登录!

您需要 登录 才可以下载或查看,没有帐号?注册

x
PCB Stackup and Layer Order中:
/ S: c3 J# R$ I0 f3 yPower supplies with high transient current should have their associated VCC planes close to the
# R8 g# l9 f8 C# M) f% y' |9 f; {top suRFace (FPGA side) of the PCB stackup to decrease the distance in the vertical direction9 d- q0 S; s; |3 l# w/ p) D3 F
that currents travel through VCC and GND vias before reaching the associated VCC and GND4 i& H4 |1 a  P# c. M( ^/ x' b$ A- u
planes. As mentioned in the previous section, every VCC plane should have a GND plane
5 O: a/ R% @5 ~+ L+ _# M! g2 Wadjacent to it in the stackup to reduce spreading inductance. Since high-frequency currents6 x1 x* i$ m- E+ i* \
couple tightly due to skin effect, the GND plane adjacent to a given VCC plane tends to carry the# R3 V% c0 p+ [
majority of the current complementary to that in the VCC plane. For this reason, adjacent VCC& Q/ J4 E% ~8 J# o1 k
and GND planes are considered as a pair.
/ B. |3 b- U) K9 p
這裡面,說的VCC,GND層到底所何放置?
* H6 F6 Q, C, ?  Q2 z: v謝謝!
liujie123 该用户已被删除
3#
发表于 2007-12-29 11:28 | 只看该作者
提示: 作者被禁止或删除 内容自动屏蔽
alooha 该用户已被删除
2#
发表于 2007-12-29 09:55 | 只看该作者
提示: 作者被禁止或删除 内容自动屏蔽
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

推荐内容上一条 /1 下一条

EDA365公众号

关于我们|手机版|EDA365电子论坛网 ( 粤ICP备18020198号-1 )

GMT+8, 2025-11-22 22:31 , Processed in 0.140625 second(s), 26 queries , Gzip On.

深圳市墨知创新科技有限公司

地址:深圳市南山区科技生态园2栋A座805 电话:19926409050

快速回复 返回顶部 返回列表