|
|
PCIe Gen 3, DisplayPort 1.2, USB 3.0, and SATA 6 Gbit/s PCB Layout General Rule! E0 V# v! Z+ H8 u' L# C0 p
+ G4 ]7 |7 S& Q( u, ]7 e. p- Maintains 50 Ω ± 15 % single-ended and 100 Ω ± 20 % differential impedance.
- The differential pair must be routed symmetrically.
- The length mismatching within the differential pair should be less than 5 mils (0.127 mm).
- Do not route high speed signals over any plane split; avoid any discontinuities in the reference plane.
- Avoid any discontinuity for signal integrity.
- Differential pairs should be routed on the same layer.
- The number of vias on the differential traces should be minimized.
- Test points should be placed in series and symmetrically.
- Stubs should not be introduced on the differential pairs.
2 N' u) Q5 m3 F9 N. F
4 a+ \9 z( s$ K2 t0 X! T( z + ^9 w1 f/ u4 d( @9 R" t
|
|