|
PCIe Gen 3, DisplayPort 1.2, USB 3.0, and SATA 6 Gbit/s PCB Layout General Rule
! O6 X8 L% C1 ] D' i/ R) N" \; ~* q, ~& x+ r3 {5 t& \
- Maintains 50 Ω ± 15 % single-ended and 100 Ω ± 20 % differential impedance.
- The differential pair must be routed symmetrically.
- The length mismatching within the differential pair should be less than 5 mils (0.127 mm).
- Do not route high speed signals over any plane split; avoid any discontinuities in the reference plane.
- Avoid any discontinuity for signal integrity.
- Differential pairs should be routed on the same layer.
- The number of vias on the differential traces should be minimized.
- Test points should be placed in series and symmetrically.
- Stubs should not be introduced on the differential pairs.
/ Z9 D5 ^2 x( C7 ^6 U6 N' ~
9 T! L3 w. \, n2 x
" k! \( w5 }6 Y, e1 i5 h |
|