|
|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
更新内容及模块:
6 D0 S9 F- u+ @/ F+ ^4 fDATE: 06-14-2013 HOTFIX VERSION: 011' o* h+ R4 B/ z! W; x
===================================================================================================================================
8 F! Z' n, t1 h: g: D& U& d' r, WCCRID PRODUCT PRODUCTLEVEL2 TITLE4 r0 J: X. Y7 i
===================================================================================================================================) T- J1 i. D O
982306 concept_HDL OTHER When plotting a PDF publisher output the page coming out half inch bigger in pdf
" O2 R; O* l y; P' t* N ?6 d1055338 SIP_LAYOUT DRC_CONSTRAINTS Soldermask to Via drcs on bondfingers/ I1 V" z g3 L! C- p
1093375 allegro_EDITOR PLACEMENT Align Module with Zero spacing value space the modules further away the modules should be nearer8 A9 _; z1 y q9 n
1103201 RF_PCB FE_IFF_IMPORT Wrong permissions to map file during IFF import' r* [" r2 O2 n `7 X+ m |7 u2 \
1106900 CONCEPT_HDL COMP_BROWSER Component Browser performance utility should honor CPM directives for include and exclude PPT/ N/ Q) h3 C$ C8 ~5 t( b
1110178 ALLEGRO_EDITOR EDIT_ETCH Line Width Retention should be controlled via setting
6 ^% z3 u/ O* x0 S% m1110323 APD DXF_IF DXF out is offsetting square discrete pads.
Z F9 z0 [# d1123581 ALLEGRO_EDITOR MANUFACT Dimension Line gets changed on board0 Y8 F+ Z8 {: S7 |. p9 s
1134083 CONCEPT_HDL OTHER Published PDF file's hyperlinks do not work fine when user use double digits partitions for page Border." p- J) i1 \% r1 [7 i
1139338 ALLEGRO_EDITOR DRC_CONSTR The total etch length does not seem to work for Xnets after setting the variable "retain_electrical_constraints_on_nets". w9 X% m( c2 ~
1139361 ALLEGRO_EDITOR DRAFTING Angular dimension tolerance is incorrect when plus minus tolerances are equal.9 F) J4 B3 @, ?6 T E' L. m
1141882 ALLEGRO_EDITOR EDIT_ETCH Allegro Crashes during diffpair slide. k- L- B0 }3 g3 f! I/ z# c: L
1142876 ALLEGRO_EDITOR SHAPE No DRC error when airgap between place bounds exactly zero V5 D& f0 ?) U, X
1145235 CONCEPT_HDL CONSTRAINT_MGR DEHDL CM gives error when trying to launch SigXP
- s0 `% A+ L# t1145243 ALLEGRO_EDITOR NC Duplicate drills found in the NC Drill output" w$ @# q/ Z0 R4 z. [5 W& \5 z( \
1145260 SIP_LAYOUT DIE_EDITOR Enable "Copy" in die editor0 @; D: ~# U! C0 D% ?
1145284 CONCEPT_HDL CORE Publish PDF crashes DE HDL9 H. @& l" X; _
1145333 ALLEGRO_EDITOR SHAPE SHAPE boundary may not cross itself. Error cannot be fixed.$ b1 {# H. q: s* h6 z t
1145856 ALLEGRO_EDITOR DRC_CONSTR DRC Line to Thru Pin appear while Fillet be added
* l- a/ z6 t: y4 q1 W6 ^1146287 PCB_LIBRARIAN CORE PDV expand pins and change origin sets coordinates for few pins wrong and places pins on top of each other after collaps; v8 s- s; L) l9 V+ v4 b
1146865 ALLEGRO_EDITOR DATABASE Allegro crashes when trying to place mechanical symbol, R- }9 S: C- h) g M! T" u
1148513 ALLEGRO_EDITOR OTHER Importing a subdrawing file causes incorrect net name assignment.: l& S" O: k8 ]1 }$ x) t( F
1148734 CONCEPT_HDL OTHER Logical Symbol Text is turned upside down after extracting PDF by Publish PDF5 F6 R" Z( e( I: r* P( S
1149025 ALLEGRO_EDITOR INTERFACES IPC-2581 imports cross-hatched shapes as solid6 r* T( W! V2 x" J! K9 Z
1149948 APD OTHER Stream_out hangs on this design -- hang processing merge of overlapping shapes using poly_deletecolinear_only()
) ? s0 r% r6 E4 |0 x' B1150274 CONCEPT_HDL CORE Uprev from 16.3 to 16.6 is not preserving RefDes
1 E H" f! Q$ i% @; ?1151450 SIP_LAYOUT DXF_IF DXF export from CDNSIP missing symbols- f, A* e2 I& M& D" @
' j( {$ k, w# C! Q2 Z5 ]- j" k# \% K6 { ^5 P! R1 j% A
下载链接:! Y# _2 h) M* l& Q/ D) ~6 V
http://pan.baidu.com/share/link? ... 5&uk=3826038294
* x% ~* t2 W5 a2 N |
评分
-
查看全部评分
|