|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
更新内容及模块：
$ G6 v' k+ M% nDATE: 06-14-2013 HOTFIX VERSION: 011% e8 Z( o0 C! w( i5 i- E$ e
===================================================================================================================================
' W+ ]& b' |5 h p2 e4 P/ ~CCRID PRODUCT PRODUCTLEVEL2 TITLE6 X$ i# A) o- Q/ H0 Z0 r
===================================================================================================================================% c: J2 T( C$ f6 ?( w
982306 concept_HDL OTHER When plotting a PDF publisher output the page coming out half inch bigger in pdf1 M+ ?( \$ c) x6 F
1055338 SIP_LAYOUT DRC_CONSTRAINTS Soldermask to Via drcs on bondfingers) U: z1 J% S6 l$ X
1093375 allegro_EDITOR PLACEMENT Align Module with Zero spacing value space the modules further away the modules should be nearer
' Z1 X% q3 [1 L1103201 RF_PCB FE_IFF_IMPORT Wrong permissions to map file during IFF import3 i# r% O- f6 r+ p) }. D" @
1106900 CONCEPT_HDL COMP_BROWSER Component Browser performance utility should honor CPM directives for include and exclude PPT
" i+ N$ J* B$ l$ p; t1110178 ALLEGRO_EDITOR EDIT_ETCH Line Width Retention should be controlled via setting
2 }2 i, T, u: ?3 |) j8 Q9 c5 {* B1110323 APD DXF_IF DXF out is offsetting square discrete pads.! d \% X* r, ~. @5 g4 C' Z4 s" b: Y
1123581 ALLEGRO_EDITOR MANUFACT Dimension Line gets changed on board
; i$ X. }# X. }5 Q& o/ ~1134083 CONCEPT_HDL OTHER Published PDF file's hyperlinks do not work fine when user use double digits partitions for page Border.
+ p) D& h, H) q3 w2 f- [* E) W1139338 ALLEGRO_EDITOR DRC_CONSTR The total etch length does not seem to work for Xnets after setting the variable "retain_electrical_constraints_on_nets"/ ]9 F, d O- z) n( L4 W
1139361 ALLEGRO_EDITOR DRAFTING Angular dimension tolerance is incorrect when plus minus tolerances are equal.
, c) }; e5 ^2 X' ^" } _9 i: c& ?1141882 ALLEGRO_EDITOR EDIT_ETCH Allegro Crashes during diffpair slide
5 d* i; q( ?1 \- F' @1142876 ALLEGRO_EDITOR SHAPE No DRC error when airgap between place bounds exactly zero% F* ]0 W$ L2 [# V& _4 d3 X
1145235 CONCEPT_HDL CONSTRAINT_MGR DEHDL CM gives error when trying to launch SigXP
. m0 j3 K; \$ _, K1145243 ALLEGRO_EDITOR NC Duplicate drills found in the NC Drill output; g! V+ O+ U; O- H3 i
1145260 SIP_LAYOUT DIE_EDITOR Enable "Copy" in die editor
9 Q1 l6 d9 j7 j; \# u1145284 CONCEPT_HDL CORE Publish PDF crashes DE HDL
: T6 [$ N# ^; x0 g9 v H1145333 ALLEGRO_EDITOR SHAPE SHAPE boundary may not cross itself. Error cannot be fixed.% E" X$ y& c ~$ ]2 Z
1145856 ALLEGRO_EDITOR DRC_CONSTR DRC Line to Thru Pin appear while Fillet be added
, V* \/ [; l9 C# h; ]1146287 PCB_LIBRARIAN CORE PDV expand pins and change origin sets coordinates for few pins wrong and places pins on top of each other after collaps1 u: N! N& J% Z
1146865 ALLEGRO_EDITOR DATABASE Allegro crashes when trying to place mechanical symbol, O* S0 \- X4 X. v7 Z
1148513 ALLEGRO_EDITOR OTHER Importing a subdrawing file causes incorrect net name assignment.+ k" X% S% U% U5 E
1148734 CONCEPT_HDL OTHER Logical Symbol Text is turned upside down after extracting PDF by Publish PDF
. c8 q0 R6 b' h) `5 m, T1149025 ALLEGRO_EDITOR INTERFACES IPC-2581 imports cross-hatched shapes as solid
3 t- E; U' q2 O" ~7 n) r1149948 APD OTHER Stream_out hangs on this design -- hang processing merge of overlapping shapes using poly_deletecolinear_only()( \: W; e p1 G1 H ?2 }
1150274 CONCEPT_HDL CORE Uprev from 16.3 to 16.6 is not preserving RefDes
K% b2 ~; X m( O; }1151450 SIP_LAYOUT DXF_IF DXF export from CDNSIP missing symbols
$ W# p" D$ ^3 D
7 F3 ?# B( h% k. v, n+ p+ Y! u# A: }
下载链接：7 e- z' N1 V* s
http://pan.baidu.com/share/link? ... 5&uk=3826038294$ }$ f, }9 y. n5 T5 l% b
|
评分
-
查看全部评分
|
/1 
发表于 2013-6-16 15:39
收藏
淘帖
支持！
反对！
期待16.7.。。。。。。。。
