|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
更新内容及模块：0 T4 P K" a" ^6 E9 u. B- m
DATE: 06-14-2013 HOTFIX VERSION: 011
+ `+ B" z3 ?' T0 K# n) ~% [7 }! }===================================================================================================================================! A0 \8 K5 V. g
CCRID PRODUCT PRODUCTLEVEL2 TITLE
. l# G/ R* H' d' |===================================================================================================================================
W) R: Z, @! A3 ^1 b4 m982306 concept_HDL OTHER When plotting a PDF publisher output the page coming out half inch bigger in pdf
1 ~8 c8 o3 l2 v* j7 c# d6 D* c1055338 SIP_LAYOUT DRC_CONSTRAINTS Soldermask to Via drcs on bondfingers
* H2 L: Q, _7 d1093375 allegro_EDITOR PLACEMENT Align Module with Zero spacing value space the modules further away the modules should be nearer5 m' i0 G8 ]" W1 b& O8 N
1103201 RF_PCB FE_IFF_IMPORT Wrong permissions to map file during IFF import7 N" B3 r* T( A" J( p( B' t
1106900 CONCEPT_HDL COMP_BROWSER Component Browser performance utility should honor CPM directives for include and exclude PPT7 ^, e g5 N$ g' s, ^9 v, J
1110178 ALLEGRO_EDITOR EDIT_ETCH Line Width Retention should be controlled via setting9 T/ l+ e- i" O; ~: p( @
1110323 APD DXF_IF DXF out is offsetting square discrete pads./ V# v1 Z) e; M, O
1123581 ALLEGRO_EDITOR MANUFACT Dimension Line gets changed on board
# r* {( A0 v3 E4 n4 n7 o1134083 CONCEPT_HDL OTHER Published PDF file's hyperlinks do not work fine when user use double digits partitions for page Border.
- s' s. I2 A7 D d. X1139338 ALLEGRO_EDITOR DRC_CONSTR The total etch length does not seem to work for Xnets after setting the variable "retain_electrical_constraints_on_nets"
; `0 Z9 c2 @4 ?" b& V7 V+ [/ s1139361 ALLEGRO_EDITOR DRAFTING Angular dimension tolerance is incorrect when plus minus tolerances are equal.
5 H, I, t7 U. n0 _) W7 x5 Z1141882 ALLEGRO_EDITOR EDIT_ETCH Allegro Crashes during diffpair slide- k. U }5 z" Y# }# ?4 i
1142876 ALLEGRO_EDITOR SHAPE No DRC error when airgap between place bounds exactly zero
5 F+ }2 @3 K m' a/ O1145235 CONCEPT_HDL CONSTRAINT_MGR DEHDL CM gives error when trying to launch SigXP% V- A& |8 W) Q: ~( M; E' y+ Z; l
1145243 ALLEGRO_EDITOR NC Duplicate drills found in the NC Drill output
, V/ @. {: ~; K3 K% B% }1145260 SIP_LAYOUT DIE_EDITOR Enable "Copy" in die editor
( t: @* Y( }, s- J1145284 CONCEPT_HDL CORE Publish PDF crashes DE HDL
' U2 e- L# q7 b6 b7 b1145333 ALLEGRO_EDITOR SHAPE SHAPE boundary may not cross itself. Error cannot be fixed.! e/ `, m8 t1 F' T
1145856 ALLEGRO_EDITOR DRC_CONSTR DRC Line to Thru Pin appear while Fillet be added: m$ f% C* S* Z |% N
1146287 PCB_LIBRARIAN CORE PDV expand pins and change origin sets coordinates for few pins wrong and places pins on top of each other after collaps
$ Q y& \. _2 R6 C r4 W1146865 ALLEGRO_EDITOR DATABASE Allegro crashes when trying to place mechanical symbol
) f( N/ }0 Q% b5 S# e; O. |1148513 ALLEGRO_EDITOR OTHER Importing a subdrawing file causes incorrect net name assignment.
& o' M) \ {5 A W1148734 CONCEPT_HDL OTHER Logical Symbol Text is turned upside down after extracting PDF by Publish PDF, i2 v6 U: x. A, }" F Z/ |5 R
1149025 ALLEGRO_EDITOR INTERFACES IPC-2581 imports cross-hatched shapes as solid
) q# u3 g% R2 T t3 e1149948 APD OTHER Stream_out hangs on this design -- hang processing merge of overlapping shapes using poly_deletecolinear_only(). n! l* ]: f* ~" S. i
1150274 CONCEPT_HDL CORE Uprev from 16.3 to 16.6 is not preserving RefDes& t6 {/ d% w8 c. r& e
1151450 SIP_LAYOUT DXF_IF DXF export from CDNSIP missing symbols
+ {: d+ g! Q; j2 j# g' Y. \1 ^4 o
- c9 U, r3 B- J8 ^0 s0 [% U0 {5 S
" j1 L3 t0 }8 `' @5 [# L: u下载链接：5 i8 |0 q$ i) |0 N4 E7 }
http://pan.baidu.com/share/link? ... 5&uk=3826038294) m( d% i3 ]2 ?2 F- a* J
|
评分
-
查看全部评分
|
/1 
发表于 2013-6-16 15:39
收藏
淘帖
支持！
反对！
期待16.7.。。。。。。。。
