|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
更新内容及模块:+ K! e1 M9 e: Y) C
DATE: 06-14-2013 HOTFIX VERSION: 011
& D, R7 ~1 O; k( z' E6 X: X===================================================================================================================================
- ]" i4 J- z# z3 |' ]CCRID PRODUCT PRODUCTLEVEL2 TITLE8 Y! K6 J' w2 H
===================================================================================================================================' b2 s( O! S! |2 n5 s$ ~- R* @
982306 concept_HDL OTHER When plotting a PDF publisher output the page coming out half inch bigger in pdf% L" I0 D- b4 \
1055338 SIP_LAYOUT DRC_CONSTRAINTS Soldermask to Via drcs on bondfingers6 F3 w$ F4 ~3 M$ M& s- c1 P
1093375 allegro_EDITOR PLACEMENT Align Module with Zero spacing value space the modules further away the modules should be nearer E! Q! z1 I1 ]! |7 w% S
1103201 RF_PCB FE_IFF_IMPORT Wrong permissions to map file during IFF import
* B7 ~ f( A# X3 p2 i/ H1106900 CONCEPT_HDL COMP_BROWSER Component Browser performance utility should honor CPM directives for include and exclude PPT
7 k4 J3 l6 g+ m3 i* v) Q m- ?) G; ]1110178 ALLEGRO_EDITOR EDIT_ETCH Line Width Retention should be controlled via setting; a0 h! b; ? n6 K* a4 `
1110323 APD DXF_IF DXF out is offsetting square discrete pads.
) U6 R9 i; `# z( \9 W1123581 ALLEGRO_EDITOR MANUFACT Dimension Line gets changed on board
/ K7 L" ]+ p9 W4 E$ F) \1134083 CONCEPT_HDL OTHER Published PDF file's hyperlinks do not work fine when user use double digits partitions for page Border.7 b, _! B! \' p
1139338 ALLEGRO_EDITOR DRC_CONSTR The total etch length does not seem to work for Xnets after setting the variable "retain_electrical_constraints_on_nets"
5 `; \9 ^: H3 n' O+ E* }9 e1139361 ALLEGRO_EDITOR DRAFTING Angular dimension tolerance is incorrect when plus minus tolerances are equal.7 r; j$ H" m5 h; H/ `9 o4 G
1141882 ALLEGRO_EDITOR EDIT_ETCH Allegro Crashes during diffpair slide
0 Z0 R* e2 Z! q% h1142876 ALLEGRO_EDITOR SHAPE No DRC error when airgap between place bounds exactly zero9 B+ }# i5 t4 b9 f U8 X# d8 l
1145235 CONCEPT_HDL CONSTRAINT_MGR DEHDL CM gives error when trying to launch SigXP
: e a9 z; K, c H: c# f1145243 ALLEGRO_EDITOR NC Duplicate drills found in the NC Drill output
0 V5 b9 V0 |: h4 i6 w/ A/ V1145260 SIP_LAYOUT DIE_EDITOR Enable "Copy" in die editor
5 L1 Q* i* a* @. K1145284 CONCEPT_HDL CORE Publish PDF crashes DE HDL
% ]2 _( N! T( @6 t$ `, ?" P& r2 |1145333 ALLEGRO_EDITOR SHAPE SHAPE boundary may not cross itself. Error cannot be fixed.
% u" D9 G# C- L/ c8 a) G* y3 C1145856 ALLEGRO_EDITOR DRC_CONSTR DRC Line to Thru Pin appear while Fillet be added
4 [$ k0 [( Q7 E: z6 A1146287 PCB_LIBRARIAN CORE PDV expand pins and change origin sets coordinates for few pins wrong and places pins on top of each other after collaps1 ^* E( f# U& ?- L# _
1146865 ALLEGRO_EDITOR DATABASE Allegro crashes when trying to place mechanical symbol& p/ Y# s" ?: q# d
1148513 ALLEGRO_EDITOR OTHER Importing a subdrawing file causes incorrect net name assignment.+ P" t6 j( V" v% f# L$ n
1148734 CONCEPT_HDL OTHER Logical Symbol Text is turned upside down after extracting PDF by Publish PDF5 Y: O g) D0 F7 L; w
1149025 ALLEGRO_EDITOR INTERFACES IPC-2581 imports cross-hatched shapes as solid$ B2 T7 C5 U+ A; J
1149948 APD OTHER Stream_out hangs on this design -- hang processing merge of overlapping shapes using poly_deletecolinear_only()/ _6 p2 u% N, w/ V& t7 a, K
1150274 CONCEPT_HDL CORE Uprev from 16.3 to 16.6 is not preserving RefDes7 o0 v( {1 O, r! |
1151450 SIP_LAYOUT DXF_IF DXF export from CDNSIP missing symbols- F. x$ b. ]/ d% W+ R
& W# i, O, L! x& R! V* i
( E+ x+ p7 f" _
下载链接:
! j( c4 ~1 y) V5 O9 t ?' z. jhttp://pan.baidu.com/share/link? ... 5&uk=3826038294
% Y+ r5 z" M/ ?% J% B7 y0 U |
评分
-
查看全部评分
|