|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
LBSALE[10]LBSALEMIXED-SIGNAL AND DSP DESIGN TECHNIQUES
# |6 z: ]8 G+ I& QSECTION 1
5 m9 J6 N' k+ o0 E3 C- }4 o, o5 _5 XINTRODUCTION
1 R4 r9 d8 p5 B& oSECTION 2
' E7 s, a6 B; y T5 `6 HSAMPLED DATA SYSTEMS
- U# W0 E- d. w6 ? Discrete Time Sampling of Analog Signals
$ O: b" K! t" Z$ c! T+ j* Z8 B ADC and DAC Static Transfer Functions and DC Errors
2 ?7 m- ~/ W/ _* N AC Errors in Data Converters
. P0 ^! Q/ B% P8 m, s2 }6 {* }9 n DAC Dynamic PeRFormance
$ s+ _* E# R3 H1 o5 l& k2 xSECTION 38 x% _& A: U( o" V- H
ADCs FOR DSP APPLICATIONS
: O0 x: l, T* W- y6 n Successive Approximation ADCs
! H5 w7 `; h, K# x8 Q0 v! p/ w, ] Sigma-Delta ADCs& I+ x) Q' P; t. X
Flash Converters
; E1 K) c+ a$ s Subranging (Pipelined) ADCs/ c9 c- D7 l$ {3 W& M# |
Bit-Per-Stage (Serial, or Ripple) ADCs
9 p' |. A ^5 }3 x4 ^ vSECTION 4
0 l. j" P* e$ x8 B4 _! r9 \DACs FOR DSP APPLICATIONS
9 ]# @1 o- c& I" ?5 F DAC Structures/ Y, u( ?& P" G: K& M
Low Distortion DAC Architectures
' B5 @+ W3 F1 E. d7 O DAC Logic( W& F. b+ K; U4 ^
Sigma-Delta DACs9 e4 m& c2 W4 `+ ]& T. Q( G
Direct Digital Synthesis (DDS)+ c# o0 x; w$ C9 `! w+ w3 T, v
SECTION 5! `/ S' K0 ?% | m
FAST FOURIER TRANSFORMS
7 n6 h7 r: B6 n m The Discrete Fourier Transform
P% h Y( Q2 M$ ^. g The Fast Fourier Transform2 J5 z' D J9 L( @
FFT Hardware Implementation and Benchmarks+ _6 S# L0 N' t6 i {$ y; W3 u
DSP Requirements for Real Time FFT Applications
2 q1 N( ]- i0 K' k- N- A Spectral Leakage and Windowing3 t9 a6 P. [( h6 P
SECTION 6" ], [$ V% S& [3 k" e
DIGITAL FILTERS+ P5 q) }4 ^8 F$ Q! O" k) j
Finite Impulse Response (FIR) Filters, z0 X8 L5 G4 N
Infinite Impulse Response (IIR) Filters6 j3 W& l# u4 z
Multirate Filters
9 X4 ?: c8 x. }( J/ A1 O Adaptive Filters- y, Q2 k9 N# H$ x9 Y7 [
SECTION 7$ w& K, z2 k/ W. w/ x6 r2 ]
DSP HARDWARE
7 T8 Y! V; v' b6 K' ?8 t Microcontrollers, Microprocessors, and Digital Signal
' m1 O' F# B. ZProcessors (DSPs)+ Z2 [! I9 O1 W, G2 ?
DSP Requirements, u& P# z, v; R) @- P! ?
ADSP-21xx 16-Bit Fixed-Point DSP Core2 L `5 \& M3 |4 `9 t0 e* h
Fixed-Point Versus Floating Point
4 k; u# d/ e- d2 `9 k" p ADI SHARC® Floating Point DSPs& y- W. C: }9 ]
ADSP-2116x Single-Instruction, Multiple Data (SIMD)9 }. D6 ~9 N# O1 {% y& z4 z# ]
Core Architecture& T; e* ]4 I. D* Z
TigerSHARC™: The ADSP-TS001 Static Superscalar' h' E) w& u2 X4 z; {8 [% r/ L
DSP
- R1 Q) v: I- |5 U2 T* E$ d9 l- W DSP Benchmarks
' d$ d% J5 Q9 H5 m5 t, w9 H' j! h DSP Evaluation and Development Tools) ]- O9 K; D; g# x+ j) g
SECTION 8: h* Z, M" A4 e
INTERFACING TO DSPs9 s+ e6 c$ l# `6 U s4 l+ x6 T
Parallel Interfacing to DSP Processors: Reading Data' ~% t' h+ x, T) f$ D
From Memory-Mapped Peripheral ADCs. I0 T& L- C$ L: p1 N8 L
Parallel Interfacing to DSP Processors: Writing Data to
) }- J2 O; ]9 I) NMemory-Mapped DACs- S+ u, V: y1 q
Serial Interfacing to DSP Processors
( z! u4 X+ F0 V( v! e Interfacing I/O Ports, Analog Front Ends, and Codecs to$ A' o$ }- J$ {# m5 X6 f6 Q. M' j+ J, a
DSPs Y" {( Y3 b3 D
DSP System Interface
n, V& m g6 a' |& f) ^SECTION 9
2 _1 w& B& [1 U& E& RDSP APPLICATIONS
$ ^9 Q D6 Z+ T: d5 T9 v7 W High Performance Modems for Plain Old Telephone
% W2 s! X, k* x9 v' g! Z6 L. ^Service (POTS)
! ^" K% `5 F& B; c* F" P* s' B Remote Access Server (RAS) Modems9 ]: b0 c# b9 v* ]7 C
ADSL (Assymetric Digital Subscriber Line)
5 A* o6 n0 O+ u* U Digital Cellular Telephones
3 P9 r( H% q- ] Z GSM Handset Using SoftFone™ Baseband Processor$ F% |# M& b1 w3 i0 d% S! X
and Othello™ Radio- V7 o( E7 z# c( O, ~% E, x
Analog Cellular Basestations
( t) [8 v* D6 d4 J7 r: q Digital Cellular Basestations
) k( j* B0 U1 p8 @& E! x( [0 d Motor Control
2 U7 J! n5 d9 u. H1 d9 \1 |. x Codecs and DSPs in Voiceband and Audio Applications. R S* I, f) S" m D- m! M3 \4 u% i
A Sigma-Delta ADC with Programmable Digital Filter9 g% ^0 X# h5 a1 V) b/ B
SECTION 10 F6 F# h+ ]" x- l
HARDWARE DESIGN TECHNIQUES
( n) S/ c4 n- }' ]" D P Low Voltage Interfaces
4 }1 R4 j W3 p Grounding in Mixed Signal Systems6 M+ U' n3 n6 E$ N5 q8 p h
Digital Isolation Techniques3 X' q3 V T7 X, b8 h- Q+ y9 V
Power Supply Noise Reduction and Filtering! `/ m# M2 a/ m
Dealing with High Speed Logic+ C, C3 v) _3 N# s0 H! D, u/ e
INDEX文字 |
|
/1 
发表于 2016-12-1 15:13
收藏
淘帖
支持！
反对！
楼主