|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
Since the earliest days of microprocessors, system designers have been plagued by a problem in which the9 O" `, a0 P6 W2 T- m; Y6 I
speed of the CPU's operation exceeded the bandwidth of the memory subsystem to which it was connected.
8 u* s: c9 y( CTo avoid wasting CPU cycles while waiting for the memory to fetch the requested data, the universally/ s& [. G. c& z5 M Z% c% E
adopted solution was to use an area of faster (and thus more expensive) memory to cache main memory data.4 w$ k0 t6 j9 S7 d5 O; Z( c9 y
This solution allowed the CPU to operate at its natural speed as long as the data it required was available in
) h$ g; S. I5 M* k" B# Y, xthe cache. |
|
/1 
发表于 2016-8-22 10:05
收藏
淘帖
支持！
反对！
发表于 2016-8-23 15:10