|
|
补丁包更新内容:, h1 _# U, Y5 {
4 K9 _2 R3 f! p0 i' V9 O9 [
DATE: 02-12-2016 HOTFIX VERSION: 065
+ b/ |1 |$ i H' S! P" ?" d===================================================================================================================================
8 y& R% s" X5 {% ^' h$ E! OCCRID PRODUCT PRODUCTLEVEL2 TITLE
% @2 w f3 `" c* n, q# F% ~===================================================================================================================================
! R+ X7 l. j& x7 [/ y( e7 M7 Y1511947 ADW DSN_MIGRATION Command line arguments of the 'designmigration' command are not working5 @5 |5 Q3 P1 B6 o0 e! w, m" l
1517388 ALLEGRO_EDITOR SHAPE DRC error reported as PCB Editor fails to read the void for a via
& j8 ~& `' J$ t! _7 B2 b2 \1521661 ALLEGRO_EDITOR PLACEMENT 'place replicate create': Automatically select etch objects connected to symbols, but not to objects outside the circuit7 A7 F0 Q- ^. O( D
1522831 APD OTHER axlSpreadsheetSetColumnProp with 'AUTO_WIDTH' propName does not autofit the contents.
* A4 i8 u( ?# B+ k/ h: z1524773 SIG_INTEGRITY SIMULATION Running PCB SI Probe and SigXplorer simulations show different number and shapes of waveforms9 N$ h, a& k5 l; e6 ?
1524875 F2B PACKAGERXL Packaging using csnetlister fails, while manual packaging of individual blocks works fine
: h8 @4 z) ~- _# A# ~/ O$ `1527785 SIP_LAYOUT WIREBOND SiP Layout stops responding when adding a wire to an existing finger
) J5 }/ d; Y2 F+ F2 u5 o' e& q( ~1528479 ADW LRM LRM crashes when opened on a lower-level block in a hierarchical design
, d) B. U1 i0 e( M1531425 CONCEPT_HDL CORE DE-HDL crashing while trying to add a NetGroup
# r* G, I+ d; }& f0 B! s0 b1532722 ALLEGRO_EDITOR NC Backdrill NCDrill files not getting created with PA3100 license. |
|
/1 
发表于 2016-2-18 14:10
收藏
淘帖
支持！
反对！
楼主
