|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
导入时候出现如下log
$ n6 o5 W% K) c2 e. H8 [(---------------------------------------------------------------------)
q. f: b, s0 R. ^( )
5 K% J4 ^) b I2 I. T( allegro Netrev Import Logic ). G+ a7 y0 I$ H; H$ R& C
( )$ B+ O" u( g. ?' j4 p
( Drawing : laba_Gate_Power_V250.brd )0 p& y! B1 X4 X- x# X5 x% p
( Software Version : 16.5P002 )
C/ U, S- ~3 h0 N, k3 T5 x( Date/Time : Mon Mar 18 18:36:42 2013 )2 B* C) K5 }7 z: x* }$ v; M
( )
/ x% `0 L) z. j, I! V! y0 F(---------------------------------------------------------------------)5 I0 M* W2 R: X% P$ a4 k1 q9 L
! h3 T" E/ R3 c* E: A# J
. _& B5 d2 \$ a" [5 c2 ~% C------ Directives ------) I6 w% X" [, s6 E- e# v
' m4 A; b u) qRIPUP_ETCH FALSE;- _5 i w2 E; B
RIPUP_DELETE_FIRST_SEGMENT FALSE;
/ r% z) B" _8 N8 G2 NRIPUP_RETAIN_BONDWIRE FALSE;3 X6 ?* t. W0 Q0 U3 ^+ b
RIPUP_SYMBOLS ALWAYS;
$ i, u$ l" |! P& N8 pMissing symbol has error FALSE;' D# Q7 j8 o3 [' u
SCHEMATIC_DIRECTORY 'F:/work/Design/laba_Gate_Power_V2.50/allegro';* ? l7 F U; P
BOARD_DIRECTORY '';
* ]; x8 f& L/ ?' L0 y/ pOLD_BOARD_NAME 'laba_Gate_Power_V250.brd';% c" |) m( I0 A$ u2 G% @3 P z
NEW_BOARD_NAME 'laba_Gate_Power_V250.brd';
# n) L, |/ k2 D @7 \1 I! X p: o) z8 T# Q0 X
CmdLine: netrev -$ -i F:/work/Design/laba_Gate_Power_V2.50/allegro -y 1 F:/work/Design/laba_Gate_Power_V2.50/#Taaaaaa12760.tmp
( \* J1 b: p+ U8 W$ ?: C- y; I
; x9 a/ W; A( x: `0 @3 J9 }------ Preparing to read pst files ------8 y& m( s x" s$ j' X7 G
& F- }6 X* N8 G+ ]
Starting to read F:/work/Design/laba_Gate_Power_V2.50/allegro/pstchip.dat
3 j& K4 E, z6 _1 \- ]+ y3 A Finished reading F:/work/Design/laba_Gate_Power_V2.50/allegro/pstchip.dat (00:00:00.05)
& X) Q* D, k0 x- e6 V( V) Q& f$ H1 DStarting to read F:/work/Design/laba_Gate_Power_V2.50/allegro/pstxprt.dat 2 g. k: C8 @- o: h
Finished reading F:/work/Design/laba_Gate_Power_V2.50/allegro/pstxprt.dat (00:00:00.00)
) r- Q5 Q; _% z6 YStarting to read F:/work/Design/laba_Gate_Power_V2.50/allegro/pstxnet.dat
. f" \ j: ^ D9 Q9 V: |' J Finished reading F:/work/Design/laba_Gate_Power_V2.50/allegro/pstxnet.dat (00:00:00.00)
9 D4 n* N6 E7 y. |% o2 |6 _+ C6 e" d' t% ?1 _( M# @
------ Oversights/Warnings/Errors ------
' H; w2 D0 t4 _4 n) t
0 s1 Q* |& O' c- b$ t E& J& p# L. a7 u+ B+ C+ |. k2 }
#1 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]
" E" k1 v+ ?+ d# E1 E- l* C6 u1 J( C5 P. r
WARNING(SPMHNI-194): Symbol '0603C' for device 'CAPACITOR-CE_0603C_0.1UF/50V' not found in PSMPATH or must be "dbdoctor"ed.
! g2 k6 D/ A9 F" E- s8 i
( Q; l: H; ]0 i* B: L# `( u h#2 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]
8 G8 b" A) n1 u9 {# Z* z3 l; ^
7 j" D' C6 z1 d' {WARNING(SPMHNI-194): Symbol '0603C' for device 'CAPACITOR-CE_0603C_0.01UF/50V' not found in PSMPATH or must be "dbdoctor"ed.
" t7 w u* z/ v* |+ r, l
% V3 |" s' J ?8 a. [& r& ^% ]7 E9 B; t#3 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]
. d- g5 ~+ ?4 l$ K7 F
& s, l& R m. yWARNING(SPMHNI-194): Symbol '0603C' for device 'CAPACITOR-CE_0603C_1NF/50V' not found in PSMPATH or must be "dbdoctor"ed.# w0 K( d& [: K
- G) m- L( U; U; k3 l2 }#4 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]
8 p [1 v. K, m' J
, E" Y0 W0 ?$ hWARNING(SPMHNI-194): Symbol 'JACK2X1_F_KW_5_08' for device 'FSIP2_JACK2X1_F_KW_5_08_JACK2X1' not found in PSMPATH or must be "dbdoctor"ed.4 V& _' `: p( V
" f8 C+ }( M, m$ U9 S; o
#5 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]
" @5 p9 p8 o! Y! F
! X- Y; C2 k. b" \% DWARNING(SPMHNI-194): Symbol 'CD0_1' for device 'CAPACITOR-AP/16V_CD0_1_100UF/50' not found in PSMPATH or must be "dbdoctor"ed.6 _- K( |. P3 f3 s9 J3 I' W: w: `
+ r% N, M# j( j) Q4 G# I#6 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]* I8 f) k7 W) g
; c0 j$ U! ` J# K# }( G X. Z0 mWARNING(SPMHNI-194): Symbol '3216' for device 'CAPACITOR-TA_3216_22UF/10V' not found in PSMPATH or must be "dbdoctor"ed.
' O1 S1 E. n7 I6 _# B, u' T$ U( G. @, ^- m& `6 h+ G, x! N- l
#7 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]& k; u+ Q. [/ r" n7 s
% P4 i4 c% U. N8 r- iWARNING(SPMHNI-194): Symbol 'SMA' for device 'DIODE1N4148_SMA_B340A' not found in PSMPATH or must be "dbdoctor"ed.
D9 F0 k6 O, V* \' W' ~) J
1 }7 T: z3 r& w# f: L) ], D" H#8 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]
' v- c) d* @: C' w9 S g; E: K9 \4 @, i T9 z* i7 q& H/ \0 A
WARNING(SPMHNI-194): Symbol '3216U' for device 'RESISTOR_1/4_3216U_0,1%' not found in PSMPATH or must be "dbdoctor"ed. R! ]; y/ l) y
[4 E0 P; O. J' r5 E; Y; m6 K8 p
#9 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]; l/ ^+ ?, A) d0 B- N$ y
# G# }( {9 V+ {! R
WARNING(SPMHNI-194): Symbol 'FSIP3_KW_SBACK3' for device 'K7805_FSIP3_KW_SBACK3_K7805-100' not found in PSMPATH or must be "dbdoctor"ed.9 j( G j3 C3 M% Z `
9 b! q$ [! K4 h! X+ w
------ Library Paths ------
0 F& S$ X; v; n4 p& t! XMODULEPATH = . + _* _) D9 k+ T+ `+ {( X
e:/cadence/SPB_16.5/share/local/pcb/modules 0 _4 _& p6 j4 C m `
% c3 f. ] h5 w7 P
PSMPATH = E:\CADENCE\PACKAGE\PSM\
) C3 C8 f- a' L% G4 e) C! d. Z, _9 t: R8 |
PADPATH = E:\CADENCE\PACKAGE\FLASH PAD\
' ? m2 Z3 G! A( ?+ _+ p3 U
G8 Z/ h/ ~6 A' H, W
5 A" T( p. [2 |4 I7 K; ~$ R------ Summary Statistics ------
6 f3 l, B# ?# i, W2 H4 b% M9 q' z+ p% b( r4 @8 K9 L
9 f& F0 m2 h' u$ i; q3 v
x6 G; c0 A5 v, r4 ?; D6 Y
. K0 T$ V- a5 x; m9 pnetrev run on Mar 18 18:36:42 20131 S1 f& q3 Y' O3 X, o" a
DESIGN NAME : 'LABA_GATE_POWER_V250'8 v Q( S' s5 G: U9 `
PACKAGING ON Apr 21 2011 10:02:30: C6 K3 H( N2 p. n
3 I4 f) e2 v! ]& `6 ]8 @# N1 V4 f; ~ COMPILE 'logic'
; ]4 Z- }; a! l CHECK_PIN_NAMES OFF* W! C+ O1 b* D/ A% e
CROSS_REFERENCE OFF
4 q, A/ A. D" G ~; t$ G FEEDBACK OFF. J s9 I. \ t! o
INCREMENTAL OFF
! }) U% s/ x# X2 L) C INTERFACE_TYPE PHYSICAL( ?, [4 \1 W2 {. Z' R; O
MAX_ERRORS 5006 X& ~, T# D' Y" o& P. l* g" C" e
MERGE_MINIMUM 5
]- ]9 p" u" Y+ g$ ^' h. R/ h( p+ I5 [ NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
2 `. ?- Y9 P' j) p4 P/ ]/ t L, ^ NET_NAME_LENGTH 24+ f9 V( M8 Q5 K! w( A! q# e
OVERSIGHTS ON
& i2 O3 |/ G0 c" b1 N* g REPLACE_CHECK OFF4 }) W" c) J, Z2 v1 c8 g0 H. I8 J
SINGLE_NODE_NETS ON |8 v; T( I7 P% C+ @
SPLIT_MINIMUM 0. J/ m5 R) u1 s* b3 ?% \
SUPPRESS 20
9 m' d c0 q, {! | WARNINGS ON* H+ e8 s9 u& T$ L. j' _& B2 z
( [: K5 A, N8 h$ c' e9 c
No error detected
9 t1 |/ b$ ^$ W, [( X No oversight detected
9 P6 t$ _ W5 z3 I! i) r& M" } 9 warnings detected
' H @' B+ W) b1 w: H% w8 d5 f3 {0 @9 \: u6 d
cpu time 0:00:52) ]5 c& f- {$ S$ C# R3 }% E
elapsed time 0:00:008 [1 B; h" V: X- t. a
8 {3 c& {1 t' j& X5 {4 E) \我的封装路径也没错，是设置的，也能看到生成的器件，也能调用，就是会告警，请问是咋回事？痛苦不得解！
; J) R; n0 U! S! {' c' |% Q |
|
/1 
发表于 2013-3-18 18:53
收藏
淘帖
支持！
反对！
楼主