|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
Since the earliest days of microprocessors, system designers have been plagued by a problem in which the
/ Q4 a" i' g o4 \9 U9 G) lspeed of the CPU's operation exceeded the bandwidth of the memory subsystem to which it was connected.+ D y& t- |! ]" ]
To avoid wasting CPU cycles while waiting for the memory to fetch the requested data, the universally1 ^5 O2 H w6 g% J+ U' H# G
adopted solution was to use an area of faster (and thus more expensive) memory to cache main memory data.4 V9 v/ p" |, I+ N7 j
This solution allowed the CPU to operate at its natural speed as long as the data it required was available in
) p; m; B% @4 ], K6 u! R0 Wthe cache. |
|
/1 
发表于 2016-8-22 10:05
收藏
淘帖
支持！
反对！
发表于 2016-8-23 15:10