找回密码
 注册
关于网站域名变更的通知
查看: 251|回复: 2
打印 上一主题 下一主题

MIXED-SIGNAL AND DSP DESIGN TECHNIQUES

[复制链接]

该用户从未签到

跳转到指定楼层
1#
发表于 2016-12-1 15:13 | 只看该作者 回帖奖励 |倒序浏览 |阅读模式

EDA365欢迎您登录!

您需要 登录 才可以下载或查看,没有帐号?注册

x
LBSALE[10]LBSALEMIXED-SIGNAL AND DSP DESIGN TECHNIQUES
$ ?4 Y4 N+ \, f8 Z: uSECTION 1
/ B4 W& ?! u- A5 CINTRODUCTION
3 `% f$ {3 ~! o2 g9 F: MSECTION 2
3 ?" a( M- b3 _/ ^# W' t% RSAMPLED DATA SYSTEMS/ Z( b: y$ [' {) _( Q
 Discrete Time Sampling of Analog Signals, `2 {: I6 ]) E6 T
 ADC and DAC Static Transfer Functions and DC Errors
# m+ @& Y% q* ]$ D6 x$ {7 N& L AC Errors in Data Converters2 G0 v  W8 {' V1 B% C& v
 DAC Dynamic PeRFormance! Z7 A/ O$ l3 z, D2 w; B1 o( Y
SECTION 38 Y+ g- b% J8 C9 l7 I/ i, z9 u
ADCs FOR DSP APPLICATIONS: Z5 F, X( t1 S0 ?9 V( o
 Successive Approximation ADCs
- M( ]* S. I3 B. P Sigma-Delta ADCs" O. N0 B; k, V% s
 Flash Converters  \. G" o$ v% A
 Subranging (Pipelined) ADCs) \: g% p. ?& q" X. V! E4 W
 Bit-Per-Stage (Serial, or Ripple) ADCs
( C/ R; z* S: p) i, b; MSECTION 4
6 f3 Q# B, [# d( EDACs FOR DSP APPLICATIONS, ~( [1 u* \5 p3 B' S
 DAC Structures
8 X) d9 D( D7 c  M. }- A6 c$ l Low Distortion DAC Architectures4 A0 V8 K0 z5 H
 DAC Logic; H  V* n2 Z1 s  e) q2 T
 Sigma-Delta DACs2 O' L3 k7 L$ w+ d5 i, G" z6 [" z' O
 Direct Digital Synthesis (DDS)7 |6 x$ c' J  H& o, `) h
SECTION 5" q$ _' c, N; N  j/ ?& S3 B
FAST FOURIER TRANSFORMS
9 G' r; v0 O" h6 C% }( T, n( q The Discrete Fourier Transform
/ A/ L  e; |2 D& _& W: }# c The Fast Fourier Transform# g% s* G6 A, u. d+ M8 a6 A
 FFT Hardware Implementation and Benchmarks
# J5 S/ u$ H5 [6 W, S+ G DSP Requirements for Real Time FFT Applications  G6 h) w' a6 A7 O0 v/ Q# l" G
 Spectral Leakage and Windowing5 [7 T6 ]9 ~1 Q# K2 }) ~' W9 O8 }( z
SECTION 6
1 ]% w8 P8 Y% MDIGITAL FILTERS
) T% C! E& O$ C' C& S Finite Impulse Response (FIR) Filters
/ h( v; @  o9 n7 q! H, K Infinite Impulse Response (IIR) Filters
; b+ B: v1 w' J' ^# w) H Multirate Filters
! |9 S) s7 h: P; m! i Adaptive Filters' o; W$ |0 l' M9 ?$ y# F# A
SECTION 7
6 [9 k( P9 }, [. s' u1 o# D9 [DSP HARDWARE5 g  G' X- ^' S5 B: R; _* b( }
 Microcontrollers, Microprocessors, and Digital Signal- f" a1 @/ I1 |- y
Processors (DSPs)/ _# e% L: D8 K# p. S
 DSP Requirements/ u. @: T: }  d) {0 e" u1 {/ b
 ADSP-21xx 16-Bit Fixed-Point DSP Core. E2 a5 Z% `+ }% p* T' W! W
 Fixed-Point Versus Floating Point
9 A$ H: E- x6 P4 T& Z ADI SHARC® Floating Point DSPs: \' {) S$ R. p# {! x( A' d
 ADSP-2116x Single-Instruction, Multiple Data (SIMD)
" t* O0 Y8 Y/ yCore Architecture
% E$ I3 M4 o' ~: Q9 U TigerSHARC™: The ADSP-TS001 Static Superscalar3 D5 b6 z! |/ q9 ?
DSP
* m7 C2 Z* ]( |7 D! P7 [6 d) n4 N DSP Benchmarks6 q" }) I& ?+ C: V3 U
 DSP Evaluation and Development Tools1 m3 t3 g7 s; |. m
SECTION 8
. {7 S; {7 R8 E- JINTERFACING TO DSPs
  r( ?# Z9 ?1 ^ Parallel Interfacing to DSP Processors: Reading Data
( n- j( H( R; `" e: X% F. l0 fFrom Memory-Mapped Peripheral ADCs
! z" c& p" Y$ u2 y; s& c' O& I Parallel Interfacing to DSP Processors: Writing Data to$ F5 M5 o1 _0 @7 g+ @
Memory-Mapped DACs
: o& O+ {1 R3 ^. W' P2 A: f Serial Interfacing to DSP Processors
& o: v$ `: `( a  ? Interfacing I/O Ports, Analog Front Ends, and Codecs to* k$ L& n6 c5 H4 K5 T; ]" D& u; J
DSPs
+ z  W1 ~, r4 x! {- s" H DSP System Interface
; g! M/ \2 V7 F% |+ iSECTION 9' u$ x. O: s0 E. |# [1 X/ C
DSP APPLICATIONS
8 {! C$ ^* {' r0 I High Performance Modems for Plain Old Telephone. u* N, j+ w  t* k
Service (POTS)4 Z+ I7 X# T6 E: T  ]; k
 Remote Access Server (RAS) Modems+ O/ G. W( f: S) v" L* j
 ADSL (Assymetric Digital Subscriber Line)/ m& t; ]% z* ^8 c) f0 D: M
 Digital Cellular Telephones
7 [, d. I) T% R) g' W3 i GSM Handset Using SoftFone™ Baseband Processor) S; i4 s2 T" v! H! O) d% o5 M
and Othello™ Radio
! l6 [7 _; h& M+ M4 s1 P Analog Cellular Basestations
4 _; o8 o* i# l9 w5 X9 {  a  q7 q( E Digital Cellular Basestations3 M% w+ R. o4 X# W/ @
 Motor Control
9 U! {3 `1 N3 a Codecs and DSPs in Voiceband and Audio Applications0 q0 O& p) v$ v5 G* z8 N
 A Sigma-Delta ADC with Programmable Digital Filter* ^" j& E6 a# T/ g+ R
SECTION 101 b. p7 e1 R4 q
HARDWARE DESIGN TECHNIQUES
& m3 O2 [# j9 N+ b# u& M$ e Low Voltage Interfaces
# a) g( L  m  }5 b  E. A Grounding in Mixed Signal Systems( U3 i# S7 r% }  p/ ~) _
 Digital Isolation Techniques
# y# p$ B# t, j/ _$ ]' p Power Supply Noise Reduction and Filtering
  z4 Z, n3 ~( E& S- p Dealing with High Speed Logic- [$ ]. {) d9 B3 J
INDEX文字

该用户从未签到

3#
发表于 2016-12-2 11:17 | 只看该作者
绝对好的资料2 i  q9 f- G; @6 ?
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

推荐内容上一条 /1 下一条

EDA365公众号

关于我们|手机版|EDA365电子论坛网 ( 粤ICP备18020198号-1 )

GMT+8, 2025-11-24 11:34 , Processed in 0.187500 second(s), 27 queries , Gzip On.

深圳市墨知创新科技有限公司

地址:深圳市南山区科技生态园2栋A座805 电话:19926409050

快速回复 返回顶部 返回列表