|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 紫菁 于 2017-9-14 11:21 编辑 1 v9 D( ^) F, y7 P
, z7 a- |. {9 J0 x
下面链接是cadence SPB16.3及最新Hotfix下载地址，需要的可以下载！ D3 F7 A, [6 {6 Q6 i
4 Z$ q& p+ y) D* I) G
2 z, ~- P- j) \4 c1 IHotfix057更新的内容如下所示：
. `8 z3 O2 B3 G( n5 O7 N- ]DATE: 12-19-2012 HOTFIX VERSION: 0572 Y' q* _9 A4 ]# o7 U* k
===================================================================================================================================
8 p: A3 ]* Z' p* {* H' sCCRID PRODUCT PRODUCTLEVEL2 TITLE
: O9 Y$ u. J. N+ k3 m( T( Y. b===================================================================================================================================
: s( F6 J/ e4 b! [7 ]4 E1080193 SIG_INTEGRITY ASSIGN_TOPOLOGY View Topology freeze during the extraction of the net connected to resistor network.6 c* Z8 k4 ?9 R+ w/ e
1082509 allegro_EDITOR INTERFACES Export DXF in the 16.3 S056 roatate some pins.9 w9 Z, s( K; m3 u# ?$ l" m. E
) t, d! @0 F" rDATE: 12-7-2012 HOTFIX VERSION: 056, V# X! l7 k. ^7 q/ D0 V- _, ~8 c
===================================================================================================================================
# [$ _4 f3 E9 w. V* K4 SCCRID PRODUCT PRODUCTLEVEL2 TITLE
' @+ t9 X8 z' H7 S, h; N===================================================================================================================================
" I& z3 J: s: J; z/ Z4 U2 B/ n825813 concept_HDL CORE HDL crashes when copying a property from one H block to other
* ^& {3 F" r/ K. u871886 CONCEPT_HDL CORE Browse button in Signal Integrity window of DE-HDL option causes program crash
5 c* m' b" ]& f! f0 o/ H9 b6 T871899 CONCEPT_HDL CORE 'Multiple:' column of Grid window in DE-HDL option is too wide" d# i$ S9 L }; U/ O$ U$ V
873917 CONCEPT_HDL CORE Markers dialog is not refreshed
8 [0 H) ]. y* i% @887887 CONCEPT_HDL CORE Option to find unconnected Pins/Nets with DEHDL L License
9 b9 m& t" S, c, ]/ k$ x. T2 v892857 CONCEPT_HDL CORE packager treats R? as a unique reference designator
* g; { `" o$ e1075587 CONCEPT_HDL PAGE_MGMT Unable to insert page in schematic
7 D! N# g/ ^5 E: p( f6 ]: B2 j1078682 ALLEGRO_EDITOR DRC_CONSTR Unaccetable slowness with Slide |
|
/1 
发表于 2013-1-14 11:49
收藏
淘帖
支持！
反对！
