找回密码
 注册
关于网站域名变更的通知
查看: 3734|回复: 20
打印 上一主题 下一主题

Hotfix_$PB16.50.013

    [复制链接]

该用户从未签到

跳转到指定楼层
1#
发表于 2011-12-22 08:57 | 只看该作者 回帖奖励 |倒序浏览 |阅读模式

EDA365欢迎您登录!

您需要 登录 才可以下载或查看,没有帐号?注册

x
本帖最后由 yulizi 于 2011-12-22 11:18 编辑
% z( B7 I0 N) Z2 A5 Q; _
; i9 j, @2 _& K( Z. C4 ^+ n3 whttp://kuai.xunlei.com/d/DGOHIFKLICUP
( m9 l, R* x) j8 r
( V2 B( j- |* ?: q
+ Y9 p$ E4 v4 ?/ W- f. [9 h4 R" ^DATE: 12-16-2011   HOTFIX VERSION: 013
7 a' \8 e9 ?$ A& Y' C===================================================================================================================================  Q3 W% X# @6 k, d: V
CCRID   PRODUCT        PRODUCTLEVEL2   TITLE
) `, M6 V2 g6 [# k4 H+ @$ n===================================================================================================================================, {% P+ `5 ^/ j4 U! s$ A  Q% e. k3 H
875695  SIG_EXPLORER   INTERACTIV       Enforce Causality check box doesn't work.  A2 ?$ r% r' l6 ]8 E* N
927148  CAPTURE        PROJECT_MANAGER  Capture crashes on creating scehmatic folder with name which already exists in design
% y% a( d0 G9 y+ D5 l938013  CAPTURE        NETLIST_OTHER    The netlist in RINF Format contained two identical lines for PCB FOOTPRINT
: W. ?4 a& J# p941409  Pspice         PROBE            BUG : Search accuracy wrong in new cursor window) I! Q6 W: C0 }1 w: Y2 [* ~
945242  SIG_INTEGRITY  SIMULATION       Unable to select "shapes" in find filter for 'show parasitic ' command# X- _4 A! g, j; U6 b7 g. Q0 v
946293  concept_HDL    ARCHIVER         Archiver hangs if there is a whitespace at the end of the path of cref.dat: @9 H+ |7 j& s' B$ Q% r( _
946770  CONCEPT_HDL    CORE             揤iew Design?function is missing in Windows Mode after reseting the menus.+ _) `! l8 n, I& M' o
950994  CAPTURE        NETGROUPS        Problem in expanding the netgroup in Auto Connect to Bus function
- k* r4 \) ?1 B8 D3 A953530  SIG_INTEGRITY  GEOMETRY_EXTRACT Display Parasitics is displaying wrong results for EMS2D Field Solver compared to topology extraction using Probe.
/ F- j- c9 C9 p, e# b953713  CONCEPT_HDL    PAGE_MGMT        Random page replacement/duplication in block, Y5 R( W6 |% ?
953917  CONCEPT_HDL    ARCHIVER         archcore should handle errors correctly
) c- x$ @2 R+ N! j953971  allegro_EDITOR MANUFACT         NC Drill files not generated correctly when using the option "搒eparate files for plated/nonplatedholes?
+ _) l& z7 N2 F1 Y954400  CAPTURE        NETGROUPS        BUS members of NetGroup are getting converted to Scalars in Export-Import NetGroup.+ A% C/ c" u2 U* D% G8 S( ~$ w* s
954498  SCM            B2F              SCM crashes when importing physical
9 `% z; Z' y" Y2 c8 p954623  ALLEGRO_EDITOR EDIT_ETCH        Unable to complete connection with Add Connect - related to soldermask to cline check?! A) }. u" J* d; o8 ~1 g8 D
954894  ALLEGRO_EDITOR MANUFACT         Dimensions disappear when opening database in v16.5 from v16.3
4 P! R$ B  s& ]9 u955029  CONCEPT_HDL    CORE             custom text font size not recognized in symbol view
' q7 q+ p3 m# `. d$ X/ _7 @* A955133  SIG_INTEGRITY  FIELD_SOLVERS    The Field solver creates the differential trace model which is reversed T(D1) and T(D2) of bottom side., m" {8 @" ~" H4 @, `
955290  CAPTURE        DRC              Description for UPD0014 missing in the Browse DRC markers window
% l7 Z' E* h7 ?* D955299  ALLEGRO_EDITOR DRC_CONSTR       drc text to smd pin does not work any more on this database in 16.3 S039
+ m0 f. ~, U- r/ S955338  CONCEPT_HDL    CHECKPLUS        Need to change PART_NAME; a% ^3 M2 ?1 ^* j
955447  SIG_EXPLORER   OTHER            Model path set in DE HDL Model Assignment not used by SigXP from CM in DE HDL2 v3 p6 K: F& c5 @
955740  SIG_INTEGRITY  GEOMETRY_EXTRACT Crosstalk with Timing Windows does not work correctly
& i4 x  n$ Y- c9 B, u955749  ALLEGRO_EDITOR MANUFACT         show element Info shows symbol dimensions on incorrect subclass  y& Q6 y! E  J3 Z* S. D
955912  ALLEGRO_EDITOR OTHER            Shapes with voids that are exported to PDF have gray filled area over the void3 n% j, `) Q! h4 y. P7 `
956129  CONCEPT_HDL    INFRA            DEHDL uprev hierachical design from 16.2 to 16.5 packaging failure.
1 [/ _% j* V2 k3 ^/ k2 d* q- \956373  ALLEGRO_EDITOR NC               drawing name doesn't display in the log file
% O' ]% I2 [7 H% f) }) q; O2 q  k' G" L956393  CAPTURE        PROJECT_MANAGER  "GENERAL" and "TYPE" tabs are missing from "Properties" dialogue box.5 M1 q' l  R- t; y
956448  PSPICE         MODELEDITOR      Can not generate a DEHDL symbol from Model Editor, because no Capture license found$ ~; a  C, s/ U1 ~
956456  CAPTURE        NETLIST_OTHER    OrTelesis netlist not transferring user properties defined under combined
( q% R( \' B# c! H# @, A4 X956489  ALLEGRO_EDITOR MANUFACT         dimensions lost when symbol with diemnsions attached to symbol origin placed on board" D+ Y: H0 ?7 g+ }$ [; ^8 g
956603  CONCEPT_HDL    OTHER            Part Manager "has stopped working" after changing a component
8 N, e6 Y7 _9 g9 A/ k3 `956751  ALLEGRO_EDITOR ARTWORK          Import Gerber command does not work correctly% D! _; I# [0 g
956847  PCB_LIBRARIAN  METADATA         PDV - Partdeveloper symbol to function linkage broken/changed in 16.5
" X, Z) k# d4 W; C0 P' R! U956987  CAPTURE        OTHER            Find from "Search toolbar" doesn't gives complete results
* P3 d( A7 @( }2 C! e956996  CONCEPT_HDL    INFRA            Correction to ERROR(SPCODD-7): Following Primitive instance causes CM to empty
3 `3 a5 K# d. a/ p957009  CAPTURE        NETLIST_OTHER    Problem getting database property in mentor pads PCB netlist
4 W7 U* x; e3 T" r2 F5 J957137  APD            DXF_IF           DXF out  command dose not work correctly.9 ]* u7 R; X/ }2 C! Z! q
957167  APD            GRAPHICS         Highlighting for Static shape with display_nohilitefont environment variable." u/ A- o# B' i
957232  SIG_INTEGRITY  OTHER            Allegro crash during Model Assignment.
7 w# V# i# y) g5 e957267  CONCEPT_HDL    INFRA            Packager Error after Import Design
8 \) n5 d2 D: {957866  SIP_LAYOUT     DATABASE         Cavity outline is not getting deleted from symbol file
2 k# K5 d" P9 }; W( s6 ~7 h958010  ALLEGRO_EDITOR REPORTS          Wants the ability to extract "Batch"  reports from Partition ".dpf" files., @9 x$ c! C+ y3 S( \4 d
958252  ALLEGRO_EDITOR TESTPREP         Resequence testprep with the option - Delete probes too close crashes the design
/ O+ ^9 o8 l6 t# S" j958253  ALLEGRO_EDITOR REPORTS          Shape did not have thermal relief connected to pin but unrouted nets still shows zero.  ^0 j1 X! B( \3 i0 V1 `/ G" ^0 l
958433  ALLEGRO_EDITOR DRC_CONSTR       False embedded component DRCs
! J' D1 l- ^: ]1 s- H0 c. x3 j958753  ALLEGRO_EDITOR SHAPE            Dynamic shape is getting corrupted in 16.5
+ S6 J$ y3 a$ Z1 n  o3 S2 k959011  ALLEGRO_EDITOR OTHER            copy problem of via and cline) \( C! l1 x( n( h
959101  ALLEGRO_EDITOR EXTRACT          Using extracta with excluding Thermal reliefs
9 o# y8 ?" G) N, r% s959253  CONCEPT_HDL    INFRA            Design will not open
/ p/ k4 [6 A) r959299  APD            MODULES          Getting ERROR(SPMHDB-279) when trying to update modules placed on the Top side/ _1 j& B+ N1 ~
959884  CONCEPT_HDL    INFRA            Design Uprev/concept2cm crashes with Application Error/Out of Memory Error.$ r/ B3 ]! D  B' n
959909  ALLEGRO_EDITOR SCHEM_FTB        Site level propflow.txt file is ignored property is transferred# Q. N9 ~% V$ I
960067  SIP_LAYOUT     PLATING_BAR      Creation of plating bar removes "NODRC_ETCH_OUTSIDE_KEEPIN" property from the clines.
5 M, i0 n  W4 Z9 \$ j9 q( M' Z960126  SIG_EXPLORER   EXTRACTTOP       Allegro PCB SI license is used automatically at Topology Extraction of Allegro Physical Viewer.( A) _& g% h# c  r
960143  SIG_INTEGRITY  GEOMETRY_EXTRACT Running simulation in Bus sim happened crash while enable Coulpled Via model to S parameter
, f3 p0 \& E) D! N961349  CONCEPT_HDL    HDLDIRECT        Motorola designs have broken connectivity compared to 16.30 g2 |( h& Q4 `2 t; W- d  [3 H
961816  ALLEGRO_EDITOR INTERFACES       Normal Export > DXF fails and offsets  the pins of the BGA symbol9 ?/ T9 _: ?6 h" r5 ]% }
962519  SIP_LAYOUT     WIREBOND         Align option doesn't work for wb_tackpoint fingers

评分

参与人数 3贡献 +16 收起 理由
轩辕浪 + 10 赞一个!
xzcpj + 2 很给力!
interrupt + 4 神马都是浮云

查看全部评分

该用户从未签到

2#
发表于 2011-12-22 08:58 | 只看该作者
s013,感谢楼主分享。

该用户从未签到

3#
发表于 2011-12-22 09:01 | 只看该作者
多谢分享。。。。。。。。。。。。。。。

该用户从未签到

4#
发表于 2011-12-22 09:18 | 只看该作者
顶!!!!!谢谢分享!

该用户从未签到

5#
发表于 2011-12-22 09:27 | 只看该作者
谢谢分享

该用户从未签到

6#
发表于 2011-12-22 09:38 | 只看该作者
15没装成功过,但还是谢谢你...
2 x5 O& }' A; O% x3 Z- K, }
5 G" D! B$ P  M- s! U8 S- ?3 j

该用户从未签到

7#
发表于 2011-12-22 09:46 | 只看该作者
非常感谢楼主yulizi 的无私奉献,有了你这个论坛充满了生机和希望。
  • TA的每日心情
    开心
    2024-5-31 15:00
  • 签到天数: 1000 天

    [LV.10]以坛为家III

    8#
    发表于 2011-12-22 10:58 | 只看该作者
    感謝分享{:soso_e100:}

    该用户从未签到

    9#
    发表于 2011-12-22 11:01 | 只看该作者
    都更新些什么呢??

    该用户从未签到

    10#
    发表于 2011-12-22 11:31 | 只看该作者
    大神啊,顶% p3 c; A( [4 {' x' z, i

    该用户从未签到

    11#
    发表于 2011-12-22 11:31 | 只看该作者
    # M0 j. \4 i$ r) q4 p$ \
    感謝分享

    该用户从未签到

    12#
    发表于 2011-12-22 11:41 | 只看该作者
    说什么好呢
  • TA的每日心情
    开心
    2025-10-8 15:00
  • 签到天数: 709 天

    [LV.9]以坛为家II

    13#
    发表于 2011-12-22 13:26 | 只看该作者
    楼主好人啊.
    ) s) \6 h9 r9 H8 N/ s+ D太感谢了.
      \$ v! s1 Y; b, H7 ?现在这cadence也太差了把

    该用户从未签到

    14#
    发表于 2011-12-22 16:45 | 只看该作者
    感謝分享{:soso_e179:}

    该用户从未签到

    15#
    发表于 2011-12-23 06:51 | 只看该作者
    太感谢您了
    您需要登录后才可以回帖 登录 | 注册

    本版积分规则

    关闭

    推荐内容上一条 /1 下一条

    EDA365公众号

    关于我们|手机版|EDA365电子论坛网 ( 粤ICP备18020198号-1 )

    GMT+8, 2025-10-12 16:13 , Processed in 0.156250 second(s), 28 queries , Gzip On.

    深圳市墨知创新科技有限公司

    地址:深圳市南山区科技生态园2栋A座805 电话:19926409050

    快速回复 返回顶部 返回列表