|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
(---------------------------------------------------------------------)
' |/ h) p( j2 @* t' m* |% O( )6 ~9 U) U; |! o( w% x
( allegro Netrev Import Logic )
3 E' _* C8 w+ E* b( )
- `3 i; @1 K. Y2 C8 p$ `( Drawing : 112.brd ); P/ I4 J6 f6 u6 J( Z7 `$ q
( Software Version : 16.3S026 )
! {' y3 x+ \ H2 J9 y9 }( Date/Time : Sat Sep 26 22:31:00 2009 )
. J; F8 v# E+ ~# a( )7 f0 f8 |6 x. S5 i& h
(---------------------------------------------------------------------)
+ K0 E5 j; A- H! A( q! B0 `1 h' j
# n3 X- U. Z {1 f, N; y! B* ^
5 u; ~ T. D& H, y( v$ B------ Directives ------
L+ h; |0 j1 D, S; J! @4 j- M6 }5 m$ s( m8 j+ w$ L6 { L
RIPUP_ETCH FALSE;
+ p5 ^3 n2 c2 i( Z% ^RIPUP_SYMBOLS ALWAYS;' ]) Q1 C* X8 F( R# b
Missing symbol has error FALSE;0 O r# J! ~: y2 F( |
SCHEMATIC_DIRECTORY 'F:/cundang/allegro';5 I! |9 P3 v W [
BOARD_DIRECTORY '';
( w, B& {$ m6 n' G3 p" J, WOLD_BOARD_NAME '112.brd';
6 J" A6 C' r6 |NEW_BOARD_NAME '112.brd';
$ W% m) P- c) t4 S7 [" n
: [7 k8 X: g' k/ N/ C7 y5 ~& f& kCmdLine: netrev -$ -i F:/cundang/allegro -y 1 F:/cundang/#Taaaaaa03952.tmp/ S$ _8 K" w2 K4 z# r. V
1 M$ w+ v3 @* J
------ Preparing to read pst files ------
- h; A; L! o/ D" @. j/ y- E+ E: I2 ]+ j0 R- y5 }% }
Starting to read F:/cundang/allegro/pstchip.dat ! I# g t4 D9 \4 X" I/ M
Finished reading F:/cundang/allegro/pstchip.dat (00:00:00.10)( v9 t/ L- l2 c" }; V
Starting to read F:/cundang/allegro/pstxprt.dat 1 q4 J: o) |3 Y; r; _
Finished reading F:/cundang/allegro/pstxprt.dat (00:00:00.00)' |$ w* }* @, W" g9 ~
Starting to read F:/cundang/allegro/pstxnet.dat
# ]* H/ t) b3 c( j3 X" j Finished reading F:/cundang/allegro/pstxnet.dat (00:00:00.00)
4 l; h# R( G0 o8 }6 D" b6 x( Z& B8 r& }$ m! g8 `7 `$ k$ M
------ Oversights/Warnings/Errors ------
, H" _+ y- e9 ?: V# ]$ b; \# K/ g: R, G# L. K& Q, G
: P' M2 x4 b8 W9 ?* ~
#1 WARNING(SPMHNI-192): Device/Symbol check warning detected.
9 S" \ A( Z& n- k* A; J( a
. M( C- h; h0 ^4 V# @; M3 eWARNING(SPMHNI-194): Symbol 'CAPPR150-400X500' for device 'CAP_CAPPR150-400X500_470UF' not found in PSMPATH or must be "dbdoctor"ed.# }" ?4 P) v G
: t1 M# y9 \ _8 s#2 WARNING(SPMHNI-192): Device/Symbol check warning detected.
; E$ p1 ? ~2 Q% }- _: G Y+ ~ j! t) @
WARNING(SPMHNI-194): Symbol '254-2P' for device 'B2S_2_254-2P_B2S' not found in PSMPATH or must be "dbdoctor"ed.
/ I8 _, h9 E# N. w2 L$ _. k3 I2 n9 B5 f9 R; W/ i& M# R$ q& L
#3 WARNING(SPMHNI-192): Device/Symbol check warning detected.( [: H3 i8 g+ _ \2 q( G9 { ?
$ e- ~- n. Q5 X; M" g( A/ SWARNING(SPMHNI-194): Symbol 'RES650-320X170' for device 'R_RES650-320X170_10K' not found in PSMPATH or must be "dbdoctor"ed.; s: [2 W Z7 t+ F2 A/ K
' G% ~( g; i: N+ z5 c6 j) W#4 WARNING(SPMHNI-192): Device/Symbol check warning detected.& F' c7 _& \& q# R7 u9 I( Z B% ^
! `# C8 u% ^. y# e& }WARNING(SPMHNI-194): Symbol 'DIP8' for device 'LM358_2_DIP8_LM358' not found in PSMPATH or must be "dbdoctor"ed.
2 _2 I% J2 x8 Z; T8 `; g' w- Z
+ X' D7 G5 n& K8 C P Alternatively, the JEDEC_TYPE is not defined for the device in the pstchip.dat.- M+ h: o/ h; h1 t& h/ ^: O
5 l9 {. k! J- a m. T/ K
#5 WARNING(SPMHNI-192): Device/Symbol check warning detected.+ r7 {" A, z( j- B+ ~( V. X- b9 N: Y. D
3 ?3 f" T9 ]7 EWARNING(SPMHNI-194): Symbol 'DIP8' for device 'LM358_1_DIP8_LM358' not found in PSMPATH or must be "dbdoctor"ed.8 _7 O. T; x: l* {9 y \
/ C7 r* b- d$ t, F, I' i) P1 n
Alternatively, the JEDEC_TYPE is not defined for the device in the pstchip.dat.
7 l8 ]( D# H3 H+ g- A# W9 \: O# v; p8 K# x8 C1 N' E
------ Library Paths ------, E0 V' u F+ E) }4 H' q! |
MODULEPATH = . 2 F$ b8 L+ J' C- V" M+ ]; m
C:/cadence/SPB_16.3/share/local/pcb/modules
+ w5 `6 F+ h, N& v8 [: x6 o2 h6 t
9 {- ? ~# m+ [7 c& EPSMPATH = .
( F/ g: U- V3 c# Y symbols
4 j4 T+ L% g! F x1 r& X- B. e% p2 J .. 4 m4 [2 Q7 _8 h+ D1 \ ?$ F
../symbols
e" t% J: J$ O* M4 A C:/Cadence/SPB_16.3/share/local/pcb/symbols
- V0 ]2 d u+ b C:/Cadence/SPB_16.3/share/pcb/pcb_lib/symbols
9 c: `" F. Z3 W" y C:/Cadence/SPB_16.3/share/pcb/allegrolib/symbols * m% s! h+ p* j+ a' P3 j
D:\SPB_DATA\ALLEGRO LIB\
; v9 P2 E9 y3 m( f, p5 n) N p3 A: i$ k p2 \+ L
PADPATH = .
# n# R, V) v& L' I* M: p symbols / w$ F _ U5 k6 p2 p
.. 3 f$ S' `* D9 x5 T/ l( v# m3 O
../symbols
( k5 a/ {7 S/ X0 B& r C:/Cadence/SPB_16.3/share/local/pcb/padstacks
5 z h m/ B/ u1 }8 J8 [2 g C:/Cadence/SPB_16.3/share/pcb/pcb_lib/symbols / I @' k3 s; D& A5 ^. ?3 u
C:/Cadence/SPB_16.3/share/pcb/allegrolib/symbols
$ M8 m, K" ], z) g# U+ j7 [2 }2 p% b8 X D:\SPB_Data\allegro lib\ 7 [9 K. L& ^7 ]- i( t
8 T) @7 \& G4 B6 s
4 j+ o/ C/ l( w+ \* h0 ^------ Summary Statistics ------1 K1 t( O+ S& P- w: _
" ]; n! ]1 _& U; Q4 Z
& r) g3 T7 X& Y$ s; |4 E& L: Jnetrev run on Sep 26 22:31:00 2009 f6 a8 C# c7 I0 _
DESIGN NAME : '123'
8 G4 U3 M6 M# T" b. w PACKAGING ON Jan 3 2011 16:39:280 f% X6 D9 l) s5 ^, P
* [& S. k" |8 |% w5 ~ y+ r COMPILE 'logic'
) ~# c& |; F5 e6 ?, z- V" G5 Q, G/ V CHECK_PIN_NAMES OFF) `" b" Z9 s8 Z; N0 U
CROSS_REFERENCE OFF# k. Z2 ?0 ?0 z
FEEDBACK OFF
{2 F; u0 I9 n( L INCREMENTAL OFF3 T8 A$ k) W3 W1 M, N
INTERFACE_TYPE PHYSICAL
# _ [4 h( m$ V& M( v9 { MAX_ERRORS 500( P6 J& D F. h! o
MERGE_MINIMUM 5* J. b; d$ @0 G7 @" C
NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
/ s3 J3 Z) N# d' D$ q NET_NAME_LENGTH 24* u( B, R" w8 K# _$ P0 e
OVERSIGHTS ON5 T2 _. e& M: E1 h
REPLACE_CHECK OFF$ F4 G4 R% q$ Z
SINGLE_NODE_NETS ON
' A8 [/ Z5 O' T# q& s SPLIT_MINIMUM 0
: Z$ F* w- a. N# C Y4 j SUPPRESS 20/ [6 t( {1 O8 P( Z: j+ U5 T' \# _
WARNINGS ON- n: n8 T# u+ `) o0 m
4 F# z" U4 c) m+ l( C. e+ q- \ No error detected
& j3 _6 |, ^9 f No oversight detected
: f3 C3 K: ^+ ` a3 c' y 5 warnings detected
) L5 x7 h/ W8 @5 V( ]
7 |, \7 P8 d4 y' }- n' v+ ncpu time 0:01:00
) d6 y- e3 @; H5 ~# velapsed time 0:00:00
' @3 S" T# w0 L2 W% w+ D! M6 A |
|