|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
(---------------------------------------------------------------------)& D3 l4 [' U0 ?* O/ ] m5 T B
( )( Z4 Q* Y! H8 e0 o/ u& q; g
( allegro Netrev Import Logic )
' j$ t$ Q% g/ l% H) Q1 Y4 v1 ]( )
+ [# B$ m3 `$ X9 m; R4 r7 A# m, Z4 Y( Drawing : 112.brd )
! g0 e2 r6 S/ j$ r+ f+ o+ \4 u( Software Version : 16.3S026 )6 {9 K* t% K4 u& K) T, r
( Date/Time : Sat Sep 26 22:31:00 2009 )
, m6 U+ T$ u7 D' T( )) ` N9 t7 r+ c$ ~; u& X/ `$ L
(---------------------------------------------------------------------)
9 F$ Q1 D3 a# j8 L/ i& z e5 Z
1 `2 B* X0 s, u" @
------ Directives ------
) K4 i; m: d3 A3 h
4 K' ^, R5 D4 `. E1 URIPUP_ETCH FALSE;) R+ q! k* R7 `1 e0 A7 K1 {
RIPUP_SYMBOLS ALWAYS;
) L- m4 n: v# l* z. O7 ZMissing symbol has error FALSE;% _4 u4 R! Y+ b* Z$ M$ M
SCHEMATIC_DIRECTORY 'F:/cundang/allegro';; W' k* b. x9 E
BOARD_DIRECTORY '';: t6 j! I/ i# r, j9 c5 o9 l: Q0 \/ Q
OLD_BOARD_NAME '112.brd'; q6 Y0 |1 @$ M
NEW_BOARD_NAME '112.brd';% p- o& Q5 n1 z X
1 K# J) T6 q! h( O) [6 BCmdLine: netrev -$ -i F:/cundang/allegro -y 1 F:/cundang/#Taaaaaa03952.tmp- r$ E7 F+ K, {+ ^8 g
0 R# S( u `% j, D4 t1 ?3 y' ?------ Preparing to read pst files ------
2 E0 g- B. a( J+ j7 T H8 K
: C3 d5 o- e; g6 s6 m0 rStarting to read F:/cundang/allegro/pstchip.dat
! I$ K7 g4 L1 U Finished reading F:/cundang/allegro/pstchip.dat (00:00:00.10)& Z# \+ F1 H) b
Starting to read F:/cundang/allegro/pstxprt.dat ( r/ r# l' w1 g9 |6 | i1 l
Finished reading F:/cundang/allegro/pstxprt.dat (00:00:00.00)
3 K0 N" q6 m* \, ~6 G. u! t) pStarting to read F:/cundang/allegro/pstxnet.dat
+ N- z7 h: N; m Finished reading F:/cundang/allegro/pstxnet.dat (00:00:00.00)
& ?2 I4 F8 t9 I; ]/ ^* m
% l' {, P A- N, o------ Oversights/Warnings/Errors ------
% v$ R! h3 d. f9 n1 }
# b* w/ \2 ]; c) G( q2 d5 n2 \3 Y, U- h S; w
#1 WARNING(SPMHNI-192): Device/Symbol check warning detected.
, ?2 t4 v2 }* p- l
& U! n- _) O' g$ z) {( ^) P3 cWARNING(SPMHNI-194): Symbol 'CAPPR150-400X500' for device 'CAP_CAPPR150-400X500_470UF' not found in PSMPATH or must be "dbdoctor"ed.
7 y f, R ?/ m; n! c8 U8 H' {; i. G0 u: o: j4 Q$ b
#2 WARNING(SPMHNI-192): Device/Symbol check warning detected.
) t/ i+ L6 ~* m0 J; j* m" q" }4 y4 P4 W
% N( C, D+ {! cWARNING(SPMHNI-194): Symbol '254-2P' for device 'B2S_2_254-2P_B2S' not found in PSMPATH or must be "dbdoctor"ed.+ Z: y. ]* P3 I5 L. Q
% i4 ?. q- |+ M% V#3 WARNING(SPMHNI-192): Device/Symbol check warning detected.
5 t& R V. i: ~2 B$ I8 F; {
! I7 a; g/ Z" P& @9 Z' IWARNING(SPMHNI-194): Symbol 'RES650-320X170' for device 'R_RES650-320X170_10K' not found in PSMPATH or must be "dbdoctor"ed.
" i; J/ D: R; m; Q/ K: s
! ~: n! Z; K6 D( I9 T7 g' ]#4 WARNING(SPMHNI-192): Device/Symbol check warning detected.
( z' e# W4 T/ n f- I9 h L( N; w1 Z! r& W$ x
WARNING(SPMHNI-194): Symbol 'DIP8' for device 'LM358_2_DIP8_LM358' not found in PSMPATH or must be "dbdoctor"ed.
! s' [. n* A; j4 j7 f- b! z8 B1 r0 z# v: j9 `
Alternatively, the JEDEC_TYPE is not defined for the device in the pstchip.dat.7 y5 u0 v! j% B% @* Q' a
2 L4 |8 `+ {" P( p4 G& m' m1 p# O8 l#5 WARNING(SPMHNI-192): Device/Symbol check warning detected.9 Q2 p2 [' p& r6 q3 i* n! ?
, l& {" ^7 m. y" G3 U* {
WARNING(SPMHNI-194): Symbol 'DIP8' for device 'LM358_1_DIP8_LM358' not found in PSMPATH or must be "dbdoctor"ed." J) r; M- V& b5 X6 A% v0 ~
/ ~6 p( t" s7 n' l" S8 f* t; }! w; o: ?
Alternatively, the JEDEC_TYPE is not defined for the device in the pstchip.dat.$ H( ?$ {8 I/ z2 z$ C2 t v6 Z
3 \! m- V+ n8 S9 ~2 K" c5 a5 N4 [------ Library Paths ------% [$ ^7 t- W6 [; j% ^+ X
MODULEPATH = .
5 [& p& d( z2 z. Z C:/cadence/SPB_16.3/share/local/pcb/modules # S4 L4 b% J: B$ \# o2 F
; N% B& R& |) s# {$ k
PSMPATH = . 6 Q- V* g7 J. Q' j
symbols
: V1 R, k, t# B! y# t6 ~. P .. - f7 `7 A8 g1 v" }7 @3 W: H' D
../symbols + u. o8 Q. Y) E# p0 {8 D
C:/Cadence/SPB_16.3/share/local/pcb/symbols
; O: w% B% r$ ~! ~( @2 W7 e: S C:/Cadence/SPB_16.3/share/pcb/pcb_lib/symbols
7 [8 R5 ~) Q& e* F- m7 H C:/Cadence/SPB_16.3/share/pcb/allegrolib/symbols + u: d, Y' n, c+ |
D:\SPB_DATA\ALLEGRO LIB\ 3 w( x7 ?5 h6 p7 U
. t" c7 U& w, Z5 A4 aPADPATH = .
% g; n4 n% ~/ W symbols ; ?- i. Q' l( E8 r. z4 R
..
! B5 o" C2 ^9 k1 f ../symbols
# g6 {( t# F0 K! F: V8 s7 @ C:/Cadence/SPB_16.3/share/local/pcb/padstacks : a- f( Q. Z' R `
C:/Cadence/SPB_16.3/share/pcb/pcb_lib/symbols
# y- W6 U8 x3 G# n+ {3 f6 A C:/Cadence/SPB_16.3/share/pcb/allegrolib/symbols ) n. m. d! j" F/ i3 q. ^8 T$ w2 X: b
D:\SPB_Data\allegro lib\ $ m5 @. x; @( E* S5 H1 l1 O; t
t" U# d0 p2 ]$ c4 b. M* \
5 x0 k- {+ e8 X3 G& M& r2 {------ Summary Statistics ------
E7 X" M$ y8 ]4 i) D, h7 {0 n/ h p, ?8 u9 c
9 v# s# @6 s$ Inetrev run on Sep 26 22:31:00 20090 W ]3 R5 Y4 {
DESIGN NAME : '123'
0 p% g5 ]& I/ E9 P1 p3 C; V PACKAGING ON Jan 3 2011 16:39:289 h) a" |# r6 W& V% b& M8 _6 d
& }: o! V& M$ a; t. m
COMPILE 'logic'9 i2 V* L: c0 F" |! L0 S4 D
CHECK_PIN_NAMES OFF
3 |: p1 [- A0 L1 h8 W CROSS_REFERENCE OFF6 t+ ^. R- K- C0 ^
FEEDBACK OFF
" e, ~3 M' v5 c2 r0 ^6 J% I INCREMENTAL OFF( \0 q, j# R' @. t+ x8 W j
INTERFACE_TYPE PHYSICAL
{2 W1 ^) ~7 z- n1 {( e6 R MAX_ERRORS 500# z5 y3 {! I! f
MERGE_MINIMUM 5
8 B/ O# F; a8 x1 x+ d# s% O NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'! H9 O* R1 B. E1 X$ J; d2 @8 b
NET_NAME_LENGTH 24! ^9 x+ |( e/ c3 E; j
OVERSIGHTS ON
# V+ o! `3 P. y5 \, }& L. _ REPLACE_CHECK OFF
% C# C; z- _" U- ] SINGLE_NODE_NETS ON$ I# ~& h% F' n" c. P
SPLIT_MINIMUM 0* b6 z4 Y% o& a5 X4 @
SUPPRESS 20- u9 K" ]+ U3 R7 E
WARNINGS ON) ^7 q' k7 t# L
7 i$ e/ G, r+ G2 o1 } No error detected
5 _8 E+ d1 G4 @+ B No oversight detected# y( j( }% J- P. _ P& ] T. |
5 warnings detected
- z P4 z6 ?, P( g! _" J! v
9 v) w q: k$ i: U- n; {8 r8 y. d* c: ucpu time 0:01:00
O& P* H! s) H: m+ y o" xelapsed time 0:00:004 B) k" W* O( i1 ~: R! q
|
|