PCB Net List Errors Report - 实验.sch - Sun Jun 12 21:33:09 20114 z) g) A1 t# h4 T- y
-----------------------------------------------------------------3 g+ ~7 v& \- U2 M
Design to Library Part Consistency Check) u; h) Y; t" |$ m0 m; z
----------------------------------------6 T" O; K# X5 `7 k( K2 H
No Library consistency checking errors.! R) N1 I z; I8 C G4 e
3 {, `( ~1 @3 I1 S" y" E
Single/Zero Pin Net Warnings # B+ A' u/ Z* X. U' x* o/ [----------------------------1 m3 K" \- [+ h/ F! ]1 L2 R
Net +5V has less than two pins in PCB net list file. ; v1 E* n. ?/ [. s1 }Net +12V has less than two pins in PCB net list file. ( p* U/ c# @% Y5 ]' W2 |1 p. v5 }1 z4 l. L: ~2 X$ r
Schematic Connectivity Errors . |; Z3 Q! s! l: B; F9 ]6 P6 o-----------------------------$ L4 R8 e5 f* d+ h' C( P2 f: T3 Q. N
No connectivity errors or warnings.8 U. y* r% b# x9 m' m9 |
, B: X/ m+ ?/ n4 Y* f% {
/1 
发表于 2011-6-12 21:36
收藏
淘帖
支持！
反对！
楼主