|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
用pads不是很熟，别人画好的logic和layout文件，在我电脑上打开后不能在logic里用“layout/router link properties” 功能，compare PCB后报错如下，应该是我的电脑里没有这些封装;3 y# j4 M' \9 O6 r% y3 A3 H
请教：怎么样把画好的logic和layout文件里的封装（PART TYPE, CAE, DECAL）保存到我的库中，一个一个点“Edit decal”再保存的话太麻烦了，有没有快速的办法。期待高手。2 y2 W" X' P* ]$ d$ g1 U
' a0 P. n' o% n. V: d6 Z! m
8 y, ?8 _- [1 ~$ y5 w, e
/ {' Q8 K% R2 YPCB Net List Errors Report - xxxxxxpcb.sch - Tue May 25 08:52:38 2010' f2 ]6 F& s7 a9 U: K
----------------------------------------------------------------------------------
& ?2 B; `% D l1 n3 S& S1 i* l" uDesign to Library Part Consistency Check l+ u: h" ?% |' N3 J: z0 h
----------------------------------------$ [) G- O8 {" p+ C4 Y& W
Part Type Z8HM2-I not found in Library - not able to check following parts:# y. H7 H" G# c& h. w# m% t
U1.
* ], j6 T) K! B' DPart Type L0402 not found in Library - not able to check following parts:
) Y+ j* t% s9 Z/ a7 J& w, s L2 L40 L1 L3 L4 L5 L6 L31 L7 L8* O" z6 |, j3 m& G
L53 L52.
: o* q( j) D4 a) m.# k: E1 X" y* H A, p* o' o/ e
.( u! b" }" a3 l% [2 [, h% E
.
4 U! \/ d. g. Q- V' W8 ^& |) D
' x' N1 v7 e, `5 k2 U* wSingle/Zero Pin Net Warnings
5 m" n( `6 v& t4 C4 l) z9 L----------------------------
# F, b6 k% L# m' Q5 f" RNet ANT has less than two pins in PCB net list file.
5 L5 `, s" {; E( s- ySchematic Connectivity Errors5 V4 W4 F- C3 `/ r2 |% U6 `
-----------------------------
. k! _# l5 E: Z( pSubnets with Off-Page Reference to no other Subnet2 t& |- M- h7 h" p4 ^
ANT! u: `& K5 J _% _, |( {2 O
ZI2121 X13260 Y4810 |
|
/1 
发表于 2010-5-25 21:20
收藏
淘帖
支持！
反对！
楼主