标题: Hotfix_SPB16.20.015_wint 网盘分享 [打印本页] 作者: suiwinder 时间: 2009-7-27 21:04 标题: Hotfix_SPB16.20.015_wint 网盘分享 http://rapidshare.de/files/47934167/Hotfix_SPB16.20.015_wint_1of1.part1.rar.html & f7 N" V3 ^7 t; s2 dhttp://rapidshare.de/files/47934731/Hotfix_SPB16.20.015_wint_1of1.part2.rar.html % N; X7 [! n% R8 T 2 d# q; |& G. Q) l/ ? ipw:nice3388lovetlf作者: hysman 时间: 2009-7-28 21:14
谢谢！正在用014呢，看看这个有什么改进？作者: xrh003 时间: 2009-7-29 09:40 2#hysman 6 O% A) e" I$ b& e6 [8 ?: i. `: x" C9 `: C. v
有谁下载了作者: xrh003 时间: 2009-7-29 09:41
下不下来啊。。。。作者: zlei 时间: 2009-7-29 19:16
改进如下：* F& \* t n- i8 x
9 l3 f) E4 [6 ?% L @$ ], n3 T
HOTFIX VERSION: 015" {' ^$ x6 _7 |2 B$ K" X
========================================================================================================, U$ `. ~1 j" l
CCRID PRODUCT PRODUCTLEVEL2 TITLE 8 `. E) P# q8 J3 H" |& F========================================================================================================8 U8 R! ^; H9 Q; x' q
264893 APD EDIT_SHAPE Shape Edit Boundary toggle invokes S pattern not flip. F$ N* G4 Q$ {9 V, \0 M
609206 APD OTHER parallel command fails to run on mcm files 5 c1 J/ ^' m& j8 Q- G& Z646375 PCB_LIBRARIAN CORE Saving a design or Export Physical takes a long time * F5 p8 i, Y: L% q0 t% L650721 PSPICE DEHDL Pins shorted due to update in unnamed netnames( q; G8 Y8 O3 H% Q: u |
665343 APD EDIT_ETCH Diff pair is routed with gap less then primary gap for a smal- J* z* v0 W) F- X. t
666736 ALLEGRO_EDITOR ARTWORK There are some shapes not filled when RS274X garber is import * n1 y8 {; G( ]) G1 v; U0 d/ J669411 CONSTRAINT_MGR CONCEPT_HDL DEHDL Constraint Manager crashes when SigXP is opened for a n $ o9 V* P* d7 w2 c. G5 D. c669769 PSPICE DEHDL Edit Model on page border causes crash 5 U5 l6 j- \3 G, v671583 ALLEGRO_EDITOR SCHEM_FTB PartLogic does not work with library level ptf files. ! V; P! e d. O/ _672656 CONCEPT_HDL CORE Using Select cut/paste commands crashes concepthdl ! A# p6 c; A5 b( z- \672806 F2B PACKAGERXL Export physical fails if datasheet hyperlink is defined as ke7 V7 w: _+ G! n2 }9 w
672995 CONSTRAINT_MGR CONCEPT_HDL Changing target on net in RPD groups does not clear the pinpa " E5 |# Z' H& z o% n. V9 c- f676268 ALLEGRO_EDITOR EDIT_ETCH MIN/MAX heads up meter not working for some nets/ j1 @6 c1 I* L% `% r. ~5 \/ k: `
677049 ALLEGRO_EDITOR SHAPE Wrong DRCs created on sliding Nets 7 @/ E, R5 Z0 u, m, H" E677123 ALLEGRO_EDITOR SHAPE Shape does not void cline in slide mode. 5 A2 V4 a2 Y1 O1 l4 a' K# X678030 SPECCTRA LICENSING Cannot start Allegro PCB Router with SIP525 license ! W) M+ Y1 {* o6 X9 o8 r678075 CONSTRAINT_MGR ANALYSIS Wrong buffer delays are used in switch/settle times in CM ; Q3 X7 A8 o8 y4 Z- O& A678794 SCM PACKAGER Unable to package subdesign 1 ?8 v+ s: C$ B; Y' f7 [9 Q678851 SIG_INTEGRITY OTHER Difference in lengths in 16.01 and 16.26 N1 a) s: N2 ~ c; u
678884 ALLEGRO_EDITOR DATABASE dbdoctor fixes corruption and then it's reintroduced2 R! G4 c( i& f
679224 ALLEGRO_EDITOR DATABASE dbdoctor states it fixes an error but the error returns% v0 T; B+ i+ ]' [/ v2 E& O- E" |9 S
679228 CONSTRAINT_MGR DATABASE Wire Length over Parent Die ADRC is not updated dynamically i : L( {/ q: f% j" T. `' e3 |$ T0 h679288 CONSTRAINT_MGR SCHEM_FTB ECSets on some of the nets are missing after importing the lo7 J& Q0 Y S# K6 \$ L. n
679954 ALLEGRO_EDITOR DATABASE Unable to keep changes to the VIA list in constraint manager. ) l1 d: a; `+ Y1 y5 V2 T679990 APD VIA_STRUCTURE In Via Structure > Replace after selecting the Old and New st" b }3 E8 j F' O# k3 d g
681074 ALLEGRO_EDITOR SHAPE void is not correct with pin having multidri2 U; {8 N) K6 l' Y; R; L
681140 SIG_INTEGRITY TRANSLATOR Spc2spc crashes on attached testcase ) i) T! [! ` J. w5 A& q' Z7 m5 ~681975 APD SKILL axlExtentDB and axlExtentLayout functions will return nil if( B- c* G: @" y2 \$ h. ]6 M
682587 ALLEGRO_EDITOR OTHER Allegro moves all text when any text on symbol is out of exte . @: X3 x) N# ^683479 ALLEGRO_EDITOR DRC_CONSTR Modifying design pad to multiple drill creates unexpacted P-L % L* F8 V9 |3 }* w# T683515 APD DRC_CONSTRAINTS DRC is possibly bogus as it seems to be confusing layers作者: xrh003 时间: 2009-7-30 10:04
文件有多大？作者: netman_006 时间: 2009-7-30 16:10
下载不了？作者: foxconnwj 时间: 2009-7-30 19:45
怎么下载啊？作者: foxconnwj 时间: 2009-8-2 13:30 没有人告诉啊，作者: seanhung99 时间: 2009-8-3 08:57
Thanks作者: jimliu 时间: 2009-8-6 11:52
谢谢！看看这个有什么改进!作者: foxconnwj 时间: 2009-8-6 20:49
已经安装016了作者: 08181001 时间: 2009-10-11 15:12
没有人告诉啊，