|
|
本帖最后由 linguohua 于 2019-5-30 06:43 编辑 : V% X+ k2 K+ K- Y+ g7 @
9 g+ P. ]' g5 v" D
Fixed CCRs: SPB 17.2 HF055
- B7 `* [ D, y6 ~( r! P# H8 m05-24-2019
( n8 l) k2 R- G) R6 |========================================================================================================================================================. U# O" k3 E6 i/ H
CCRID Product ProductLevel2 Title
+ B" @- b+ M. q========================================================================================================================================================
* c' n: x* O# B2078057 ADW PART_BROWSER Symbol Graphics preview is not available in the Designer Server& i {& I$ U" X4 g
2092863 ADW PART_BROWSER Component Browser is not displaying the symbol & footprint preview
. f" ~6 N0 b! \, ^3 ~! p2076339 ALLEGRO_EDITOR 3D_CANVAS Floating parts on bending a board in 3D Canvas with HotFix 053( }) Z/ b* ^( e* k, T, C( [
2051075 ALLEGRO_EDITOR ARTWORK Incorrect Gerber import in Allegro PCB Editor
5 M, o2 }1 U0 {1 s1 P8 c2073407 ALLEGRO_EDITOR DATABASE axlDeleteByLayer deletes fixed shapes# ?4 U0 U4 w7 t9 J) Z; Y
2079117 ALLEGRO_EDITOR DATABASE Release 17.2-2016: Board file saved in HotFix 049 cannot be opened in HotFix 014
" ~! I4 g1 @9 G9 s2 h! Z+ C2079204 ALLEGRO_EDITOR DFM Enabling option to update analysis mode and run DesignTrue DFM wizard causes PCB Editor to exit( e4 L+ o& f5 D* b) H/ r
2082394 ALLEGRO_EDITOR DRAFTING Angular dimension not owned by the same parent symbol in the layout are not deleted on moving object8 A T# M- T* [8 w" [
2067916 ALLEGRO_EDITOR INTERACTIV Place replicate module bounding box does not move with circuit after module is updated9 x, O0 u# G8 W( d4 y+ h
2068449 ALLEGRO_EDITOR MANUFACT Stackup chart and table shift slightly from original location on re-generation in Allegro PCB Editor release 17.2-20168 i5 {% p. K3 s; Q! Q8 i
2065820 ALLEGRO_EDITOR MCAD_COLLAB Selected objects deleted from the design on clicking Cancel in IDX Flow Manager Import
/ F5 G6 O& P3 _8 f2080164 ALLEGRO_EDITOR MCAD_COLLAB IDX outputs two sets of masks1 J: D2 l3 j% b! J4 q6 Q
2081955 ALLEGRO_EDITOR NC Artwork file error for via size1 y; h( d! `' O6 a
2045061 ALLEGRO_EDITOR PLACEMENT Setting PSMPATH: axlSetVariableFile() does not update Place Manual but User Preference Editor does( E; Y8 N3 g! y# A) {0 z) a8 s
2049949 ALLEGRO_EDITOR PLACEMENT Get import errors and cannot place some parts if user-defined option is turned on for netlist import- k! k, d/ d, k% D( D+ ~1 R
2069289 ALLEGRO_EDITOR PLACEMENT Cannot place part because attribute definitions are incompatible for the 'DESCRIPTION' attribute (SPMHDB-154)
. e9 w6 t9 r( c4 {2056573 ALLEGRO_EDITOR SCHEM_FTB Import Logic takes a long time when checks are turned on
7 I$ U/ f4 D% U5 p2076452 ALLEGRO_EDITOR SHAPE Shape Degassing crashes if 'Inside Shape' is selected
) s# \0 j+ ^/ T2 c0 Q2076873 ALLEGRO_EDITOR SHAPE Symbol Editor stops responding on editing shape with a .dra file B. ]) w4 m) e& [% v' A) \+ d
1788703 ALLEGRO_EDITOR SKILL axlPadSuppressSet does not work when 'none' switch is used8 w" u( J* x$ K
1955127 ALLEGRO_EDITOR SKILL axlPadSuppressSet( 'off 'none ) returns a warning message and does not work per the documentation
9 N0 l F( H* g0 g9 j2031711 ALLEGRO_EDITOR SKILL Syntax error related to allegro.ini shown if allegro.ilinit loads INI on startup
+ q) E, R" f$ D d; y* t2062527 ALLEGRO_EDITOR SRM RF elements are shown in Symbol Revision Manager
|7 G7 b2 N0 Z0 {7 U2074249 ALLEGRO_EDITOR TESTPREP Testprep re-sequence causes PCB Editor to crash if 'Labels with Net Name' is selected
- f& `8 m% Z$ ~* ?. `( I2070534 ALLEGRO_PROD_TOOLB CORE Productivity Toolbox bar code generator is creating corrupted shapes in the database
/ E; p: p/ q! U* i4 u2046278 ALTM_TRANSLATOR CAPTURE Third-party import fails
4 |2 W p3 I! a, ?2052399 ALTM_TRANSLATOR CAPTURE Third-party CAD translation stopped with error message
" [8 F. d4 ]% K# o- f0 R; V2005087 ALTM_TRANSLATOR DE_HDL Cannot translate third-party to Allegro Design Entry HDL
! v; |/ H1 ?: N1922222 ALTM_TRANSLATOR PCB_EDITOR Third-party translation converts to board with unconnected nets! _* B: J, k8 S) G1 P3 |, l
1987263 ALTM_TRANSLATOR PCB_EDITOR Third-party board file: copper not imported
; ~; h# G! H$ P2017988 ALTM_TRANSLATOR PCB_EDITOR Third-party to Allegro PCB Editor import issues with routes, constraints, size, and accuracy3 ?6 N5 W1 b. V5 g* \
2021300 ALTM_TRANSLATOR PCB_EDITOR Third-party translator does not show any results on PCB Editor canvas& A3 L+ c" J9 G: s" E+ e
1890675 APD DIE_EDITOR Mirror Geometry is Mirroring the symbol from TOP to BOTTOM Layer in SIP file
4 ^5 L$ U3 x$ u2064219 APD DIE_EDITOR Applying mirror geometry results in mirroring: moved from TOP to BOTTOM layer& z0 a$ _, j" F! s+ z& q
2086574 APD OTHER Duplicate layer text shown on the vias
, b8 h/ f* X; q0 ~7 n ]3 C' v1948169 CIS CONFIGURATION Auto Symbol Refresh Checking not working for shared folders
5 w: l/ I& [' e; s7 F8 r) R2025385 CONCEPT_HDL CORE Hierarchy Viewer expands/collapses randomly after clicking the '+' or '-' symbols$ q9 j+ ]/ ], u; K
2050010 CONCEPT_HDL CORE Copyproject does not properly copy the variant files6 e% m$ j. B1 b7 x x/ B
2063457 CONCEPT_HDL CORE DE-HDL: very slow rendering on some systems
! Z' {1 \, B* x2076312 CONCEPT_HDL CORE Getting 'Variant out of sync' warning when creating BOM for a design with no variants$ j6 h: Z- ]. x9 t. \' m
2083650 CONCEPT_HDL CORE Lower-level signals are appended with _1, _2, and so on
' [7 H! [8 W/ p$ V1 Z6 K7 |2083651 CONCEPT_HDL CORE The physical net names still do not sync with the assigned signal name" N$ h5 J/ m& n9 a7 Q% \2 S$ Y
2056736 CONCEPT_HDL GLOBALCHANGE Global Property Delete does not operate on the entire design unless the top-level page 1 is open
# P* z- C+ @. u# X% I$ K+ S1955357 SIG_EXPLORER OTHER Signal explorer invocation with OrCAD PCB Expert Suite license
2 I/ r& O: {( F0 l9 ], ?- f Z2079071 SIP_LAYOUT SYMB_EDIT_APP Response very slow after Show IC Details on a very large co-design die, n: \& e4 r8 s/ |" J% o. ?0 M/ x
2081884 SYSTEM_CAPTURE CANVAS_EDIT Symbols take a long time to move, and results in DRCs and broken connections' f M6 A3 h7 b" C3 M; b9 I- r
1942542 SYSTEM_CAPTURE IMPORT_PCB System Capture - TDO backannotation overwrites net names with stale data in lower-level blocks
: W! k9 R! E, p- ~" H5 v2071303 SYSTEM_CAPTURE MISCELLANEOUS cds.lib file is picked up from wrong location
- @0 e9 H" R: L, H2058979 SYSTEM_CAPTURE OPEN_CLOSE_PR System Capture prevents a project from opening by putting a single quote at the end of a line in CPM file
+ Y e" H; f# t* h' g. A }2088210 SYSTEM_CAPTURE OPEN_CLOSE_PR The 'enable pspice' entry in CPM file is occasionally corrupted- T( T2 ?& j6 k6 v' h$ B
|
|
[复制链接]
/1 
发表于 2019-5-30 02:15
, H( ]# \" J C% N5 ^