找回密码
 注册
关于网站域名变更的通知
查看: 5686|回复: 38
打印 上一主题 下一主题

Hotfix_SPB17.20.054_wint_1of1.exe

[复制链接]

该用户从未签到

跳转到指定楼层
1#
发表于 2019-5-3 15:45 | 只看该作者 回帖奖励 |倒序浏览 |阅读模式

EDA365欢迎您登录!

您需要 登录 才可以下载或查看,没有帐号?注册

x
本帖最后由 yangquan3 于 2019-5-4 15:13 编辑
4 {$ O  B3 ], x  \! ]! ^. X; [. e: y. v5 b2 D8 {! r) z7 u' _
Hotfix_SPB17.20.054_wint_1of1.exe! l' d+ p6 u6 k
下完了& u) s1 F1 f" a2 h
链接: https://pan.baidu.com/s/1r_llgvrGH_bebfSWaR7_5A 提取码: jpbn 复制这段内容后打开百度网盘手机App,操作更方便哦9 }) Q. h6 Z0 ]) Y1 R

评分

参与人数 1威望 +1 收起 理由
bwisely + 1 热心人!

查看全部评分

该用户从未签到

推荐
发表于 2019-5-4 05:29 | 只看该作者
Fixed CCRs: SPB 17.2 HF054  m+ {- r8 Y& q# z( e5 U$ u
04-26-2019' d7 j3 f! j' q& y; j, ^% {
========================================================================================================================================================
# k4 P8 `) @, yCCRID   Product            ProductLevel2 Title+ [3 P0 N3 j( `; I, w* Y
========================================================================================================================================================
: ~7 ~9 w% l& n8 u: j# |) H2060269 ADW                DBEDITOR      Unable to create ECAD type mixed-case schematic model attributes& S( \" S& v' ^# B& b" q
2030086 ADW                LRM           Cache part_table.ptf made by LRM Update cannot be read if it has null value in key property5 i9 E- `: c$ F" b& w& f& \
1975317 ADW                PART_BROWSER  Space at the end of line in CDS.LIB results in zero libraries being shown in new component browser; Q0 U) x, G2 L
2076340 ADW                PART_BROWSER  .helix folder needs to be deleted for PTF changes to take effect and to convert a design to cache0 U+ ~) d& b! T' m; h3 u. s' k" X
2025147 ADW                TDO-SHAREPOIN Design Management stops responding when a board file is deleted and then checked in with the same name! |' C; Z5 f4 @7 s
2025201 ADW                TDO-SHAREPOIN Getting error message (SPDWSD-20) when logging in to team design* F0 S8 [1 r& _% c+ h/ A6 q
2056694 ADW                TDO-SHAREPOIN Design Management stops responding on checking in an object with the same name as a previously deleted object
  O" t' ^( f4 f+ B/ w  y) }4 }: h2054243 ALLEGRO_EDITOR     3D_CANVAS     Plating is not shown on stacked vias in 3D canvas
* c1 i* A7 y' A" C$ g3 N2054327 ALLEGRO_EDITOR     3D_CANVAS     3D Canvas error: All bend operations are disabled due to licensing and/or DLL installation
1 K6 {* M. q( U" z- M6 Y5 [) q" F) k2044980 ALLEGRO_EDITOR     ARTWORK       'Import - Artwork': PCB Editor stops responding and no artworks are loaded
  P. F* D8 G1 `! T2060489 ALLEGRO_EDITOR     COLOR         SKILL axlGlobalVisibility() issue in a partition file: VIA/SOLDERMASK_TOP subclass visibility not turned off
- k/ t' j3 o; B  F$ w2072695 ALLEGRO_EDITOR     COLOR         Clines of colored nets not colored when 'display_nohighlight_priority' is set2 k( t* o# ]( o
2061203 ALLEGRO_EDITOR     CROSS_SECTION Importing cross-section from single stackup to multiple stackup adding additional layers to the primary zone
6 C2 `9 _. M5 d2 ]2010812 ALLEGRO_EDITOR     DATABASE      PCB Editor STEP model offsets should follow origin movements
0 T% E$ a' u: u: h' C! l2011993 ALLEGRO_EDITOR     DATABASE      Change STEP model mapping when Symbol Origin is changed in DRA using Setup > Change Drawing Origin
$ K0 z, S" U, ?0 ]7 S2051596 ALLEGRO_EDITOR     DATABASE      Error for unsupported property in element# @  c6 I* c1 r- q7 ~
2056497 ALLEGRO_EDITOR     DATABASE      Place manual is slow
+ A; z* D6 V. A! i6 {. U- n2059489 ALLEGRO_EDITOR     DATABASE      DBDOCTOR in batch mode with argument '-check_only' detects text error
( `0 u+ ?; f$ a+ j% |- I+ w2064268 ALLEGRO_EDITOR     DATABASE      PCB Editor crashes when running SKILL code" r/ f: ^4 f, x) z* ^: B: }
2068588 ALLEGRO_EDITOR     DATABASE      Crash on opening release 16.6 design in 17.2-2016. Y- Z4 W  I' {6 m1 @4 `& c! X
2079131 ALLEGRO_EDITOR     DATABASE      axlChangeNet crashes PCB Editor in fast shape mode with Microsoft Visual C++ Runtime Library Error) F1 M- f- j. I9 n) v
2034759 ALLEGRO_EDITOR     DFM           Importing DFT constraints on board does not assign csets to design but shows the csets: m# j" X$ x$ B: T1 r
2039992 ALLEGRO_EDITOR     DFM           Cset is not set in Pastemask element of DFA when importing XML Constraint File.
8 ^. |/ G8 P2 l1 k" I2046824 ALLEGRO_EDITOR     EXTRACT       Extracta ECL_NETWORK View reports incorrect pin layer.
4 o' x) D) v% C% [* Q+ u$ k+ ?2048912 ALLEGRO_EDITOR     IPC           Running PCB Design Compare - Graphic mode reports ERROR (SPMHA1-273) 'Shape intersects with itself'
2 i* X3 `9 L. l: W$ R2066597 ALLEGRO_EDITOR     IPC           Graphical compare not completed because of self-intersecting shape locations
/ K$ l3 d: ?5 Y5 R% J. k; j' @2079719 ALLEGRO_EDITOR     IPC           IPC2581 import fails with error 'Failed to add (LW)POLYLINE'
: g% I# ~5 S" {7 {* I9 E& J7 L3 d2066229 ALLEGRO_EDITOR     NC            Tool code missing in backdrill NC file on choosing 'Optimize Drill Head Travel' in NC Drill& S$ _# V# A7 R9 X# E
2070379 ALLEGRO_EDITOR     NC            After running backdrill some vias are shorted to other nets/ T( ]7 J, H& v8 U5 M, y) x( A) X  v
2041881 ALLEGRO_EDITOR     PAD_EDITOR    Difference in locations of drill in pad editor and symbol editor3 o. W3 r6 H$ P! o8 A
2058852 ALLEGRO_EDITOR     PAD_EDITOR    Net associations lost on refreshing vias/ E- @3 D! ^: y. n
2061580 ALLEGRO_EDITOR     PAD_EDITOR    Lock Layer Span settings specified in padstack editor not reflected in PCB Editor
9 w+ J3 C+ C8 }5 Z. X2048116 ALLEGRO_EDITOR     REPORTS       Extracta command files not visible in Tools-->Reports when there is a space present in the textpath variable3 q$ S  U! L( c$ a7 N4 V
2038949 ALLEGRO_EDITOR     SCHEM_FTB     Netrev is slow if there is an input board file with many modified components
0 [' t$ _/ {1 _( A2052758 ALLEGRO_EDITOR     SCHEM_FTB     Connectivity objects are being reported as Added and Deleted in Constraint Differences Report& S& G% m0 M' T- }9 a. i) g
2066099 ALLEGRO_EDITOR     SCHEM_FTB     Inconsistent net names on export physical after changing net names in DE-HDL
7 T. L0 c* J) a1 b* P. X3 i* C$ T2043882 ALLEGRO_EDITOR     SHAPE         Shapes not updated to 'Minimum aperture for gap width' in Global Dynamic Shape Parameters window8 ?# b& l  V& H; u6 A3 v! b
2048483 ALLEGRO_EDITOR     SHAPE         Shapes not getting updated post backdrill update1 s+ Q0 C: ?; k: s
2052063 ALLEGRO_EDITOR     SHAPE         Cannot import IPC2581 due to 'Shape intersects with itself'
" w, O$ h: t0 }2056478 ALLEGRO_EDITOR     SHAPE         Editing shape by sliding segment causes PCB Editor to fail due to 0-length segment in shape
' C- d( s3 \% a" A$ S# F/ M2058017 ALLEGRO_EDITOR     SHAPE         Shape not voiding correctly when fillets are present5 G/ g+ }5 [& K9 o/ X, w" O( ?
2066473 ALLEGRO_EDITOR     SHAPE         Teardrops create strange copper shapes, H( U' s! c. U' ]& Z$ E
2079698 ALLEGRO_EDITOR     SHAPE         IPC2581 import fails with error 'Shapes intersects with itself'' ^0 u  K8 H: b" r
2010569 ALLEGRO_EDITOR     SKILL         Using SKILL to add 'nil' to a DRC object following a 'println' statement crashes PCB Editor in HotFix 048.& o' g0 q, n4 T* m* m
2055055 ALLEGRO_EDITOR     SKILL         Using SKILL to add a 'nil' property value to a String causes Allegro PCB Editor to crash
, M# g' U2 T. m2023755 ALLEGRO_EDITOR     STEP          Export STEP includes enclosure even when it is not selected.
2 z( Q6 c/ C. {# P) b. z; f7 b" D1881233 ALLEGRO_EDITOR     UI_GENERAL    Green/white canvas without grid when creating a board file (File - New)
& Q8 E1 \0 H6 A5 H1900525 ALLEGRO_EDITOR     UI_GENERAL    Resizing the update symbols UI causes the options to overlap and jumble up (refresh issue)9 y# N5 N3 @7 c/ b
2003861 ALLEGRO_EDITOR     UI_GENERAL    Same y-coordinate returned for different vertical positions when creating board outline in HotFix 048* |6 T0 ]% g6 Z5 v
2033958 ALLEGRO_EDITOR     UI_GENERAL    Incorrect canvas display on creating a design from the Start page and then opening an existing design8 \( B7 X) L8 L) k
2053496 ALLEGRO_EDITOR     UI_GENERAL    Confirmation dialog is behind canvas, ?& ]0 K- Z. b7 j3 H. q
2054429 ALLEGRO_EDITOR     UI_GENERAL    Editor stops responding until choosing Done after clicking Zoom by Point twice/ D6 z; H. V& w
2059707 ALLEGRO_EDITOR     UI_GENERAL    'HTTPS' links are not shown as hyperlinks when using allegro_html
) j( n; b3 k+ s& K1 |  `2063423 ALLEGRO_EDITOR     UI_GENERAL    Blocking dialog popped up by axlUIPrompt() goes behind the canvas and is hidden. L3 P  _: G, N- Y, F, M9 w' ^3 S  I/ F
2038105 APD                DRC_CONSTRAIN APD crashes on update DRC in release 16.6" `: Z8 ]5 Y( D. \& B$ D3 ~
2050674 APD                PARTITION     Cannot remove C-Point from a partitioned design
' O2 e  r4 {, T- L. A! n2068814 APD                WIREBOND      Bond wires cross on auto-separate8 F* G* m8 o, z( c- Z) ]) P. R6 {1 U) P
1967433 CAPTURE            OTHER         Cannot open DSN or OPJ files by double-clicking if Capture is already open
- b7 ?# V- |2 Q/ v- E/ J- F, i1967332 CONCEPT_HDL        COMP_BROWSER  Crash in customer environment on clicking on last row border in PIM after filtering, c  d( _  o0 F* T
2001759 CONCEPT_HDL        COMP_BROWSER  Using Modify Component crashes Design Entry HDL
- }# Y4 h8 K% p2020788 CONCEPT_HDL        COMP_BROWSER  Intermittent crash when clicking bottom edge of part selection table in the Modify Component window- k4 X) w! Q( Z# F
2053578 CONCEPT_HDL        CONSTRAINT_MG Values specified for custom properties are not preserved
) I4 R  f$ [. C8 R! w, P2013002 CONCEPT_HDL        CORE          Ability to regenerate Netgroup names to remove '_1' suffix
2 F; q+ F9 T- Y0 V7 m( c/ N& d. D* h# _2026637 CONCEPT_HDL        CORE          DE-HDL crashing often when launched from EDM Flow Manager
. a. a$ |- U% r' A& S0 G0 V& y8 b2041145 CONCEPT_HDL        CORE          Set font size & color of netgroup names and netgroup taps
9 g+ T& V1 w: I5 E" D( K1 w2056743 CONCEPT_HDL        CORE          NetGroups appended with _1_1, some are empty, and inconsistent in DE-HDL CM and Allegro PCB Editor CM
  \; N) s* J% l2065889 CONCEPT_HDL        CORE          DE-HDL Modify command moves location of attached symbol properties" N2 y/ R: }3 Y( I& k) F
2074410 CONCEPT_HDL        CORE          Full net connectivity not shown in Allegro PCB Editor.0 y; i$ O0 _" b! S& E2 o
2045717 CONCEPT_HDL        RF_LAYOUT_DRI The RF PCB Options is greyed out when doing Import Physical on Linux with enterprise licenses3 x: j4 ~3 f& s3 p* N
2045274 CONSTRAINT_MGR     CONCEPT_HDL   Running SKILL script or navigating pages in the hierarchy viewer crashes schematic editor$ R1 Y2 I9 }- ^& B. |! g9 J7 z
2050521 CONSTRAINT_MGR     OTHER         Unexpected Xnet removal from schematic when Export to PCB Layout is executed.& ~3 ]  C, j; c$ H  `
2066270 PCB_LIBRARIAN      SYMBOL_EDITOR Unable to edit note text containing comma
3 L: S5 g' ~0 f1 {/ j% B6 D2069181 PCB_LIBRARIAN      SYMBOL_EDITOR Pinlist window expand/collapse buttons act weird first time when invoked.: M1 G8 f4 X- F- a3 G+ k$ L
2070007 PCB_LIBRARIAN      SYMBOL_EDITOR Project not found error in Symbol Editor when path contains space character/ q* t& u/ y# s9 N. a: g1 @* D
2072793 PCB_LIBRARIAN      SYMBOL_EDITOR Right-click menu of formatting text objects is not consistent: second and third options are swapped0 b. [/ _3 N3 O
2073138 PCB_LIBRARIAN      SYMBOL_EDITOR New Symbol Editor: Do not allow duplicate properties
7 H6 `" z5 X0 e- b1957458 PSPICE             FRONTENDPLUGI Refresh issue with Bias Display on a new design: bias value not updated
$ x& M0 N' B& c. Z0 ~% j- ~2022211 PSPICE             FRONTENDPLUGI Bias Point results are not updated, q2 t1 g* S  ]; Y. l2 C% w
2031058 PSPICE             FRONTENDPLUGI PSpice bias values are not getting updated# }; g7 ]" v4 R" n) G1 {& B! e5 X5 @
2038021 PSPICE             FRONTENDPLUGI Bias display is not updated: u7 }/ C, \# y! O9 F7 L! d
2055274 PSPICE             FRONTENDPLUGI Capture crashes on SIMSETUP OK when two projects are open8 F% I) I6 E. d% X
2053432 RF_PCB             OTHER         Property on RF component not transferred to new design not containing the component( z% K- G8 t# _+ G0 Q* M
2003341 SCM                SCHGEN        Unable to generate a schematic for hierarchical blocks3 }) ~; h! b# x  e6 q
2069924 SIP_LAYOUT         DIE_ABSTRACT_ Conversion from co-design die to standard die / BGA / anything else must remove floating function pins.
, Y3 [5 y# ~  W( r& G& i" R2067894 SIP_LAYOUT         OTHER         sip database size is enormous for a small component definition used in fdesign# Y; M+ r- L4 J- [: S
2067987 SIP_LAYOUT         OTHER         Orphaned die attachment in SiP Layout cannot be removed* X$ x- z. F, S% ]
2072857 SIP_LAYOUT         OTHER         SiP Layout crashes when using Find by Query and choosing 'Symbols'% w# K, K3 E2 P$ ^( q5 g
2068973 SIP_LAYOUT         REPORTS       SiP Layout Missing Fillet report not catching a missing fillet in HotFix 051 and 052
% @) q* a3 M( {: `2059533 SIP_LAYOUT         SYMB_EDIT_APP SiP Layout: Cannot rotate bumps in Symbol Editor application mode; N& r: S  s- w4 l& F& v: e
1981749 SYSTEM_CAPTURE     ARCHIVER      System Capture: Archiving a design from the Tcl command window results in error4 h( u, d8 y8 j; C8 H
2054869 SYSTEM_CAPTURE     AUTOMATION    syscapUtils.tcl command cnsAutoCreateDiffPair is broken due to missing acm_code.il and acm_config.txt files
' t1 E3 J' o, ]: E% m' E1966488 SYSTEM_CAPTURE     CANVAS_EDIT   New folder rename box does not show the text typed.. j( z2 H( H2 Y; |; p7 Q- M
1814813 SYSTEM_CAPTURE     COMPONENT_BRO System Capture session log should specify the CDSSITE path for the current session; N5 X0 |% G: R0 E& K
1977673 SYSTEM_CAPTURE     COMPONENT_BRO adding reference blocks through add component error when cell name matches design name
& C% A2 b  E: @9 ~, V' k2027100 SYSTEM_CAPTURE     COMPOSITE_FIL pstdedb.cdsz and netlist preview in System capture is not being updated when individual netlist files are written
" V5 L) D6 P! `- v# n1961274 SYSTEM_CAPTURE     CONNECTIVITY_ Xnet removed during pin swapping- Q6 v. ^( D) H; y, Y
2041879 SYSTEM_CAPTURE     CONNECTIVITY_ xnets on net with only pull-up resistor
. Q" _: w4 d: c" ]8 O1889238 SYSTEM_CAPTURE     COPY_PASTE    Wire fails to connect during copy and paste
# U4 t; p8 C% g& g: Y1993146 SYSTEM_CAPTURE     DESIGN_EXPLOR Cannot move page up by only one position
9 _2 U4 m8 r) j8 e; O" l7 ~; F1910941 SYSTEM_CAPTURE     MISCELLANEOUS Parts that are not in any schematic page appear in netlsit and BOM
$ f9 g' t$ j: h) V6 X# D; o1902347 SYSTEM_CAPTURE     PRINT         Prints all sheets if one sheet is specified as the print range  @( ^: T- Z* t
2041272 SYSTEM_CAPTURE     SMART_PDF     Smart pdf displays component outline when component is not de-highlighted.
7 U. r, a5 w. o  e1 g  `2065768 SYSTEM_CAPTURE     SMART_PDF     Custom Variable in Table Object not getting passed to PDF! y* M  u# M. H- Q* c5 {  w
1969243 SYSTEM_CAPTURE     VARIANT_MANAG Export variant does not name file correctly if the filename contains a space3 V; o* K& P6 u
1990258 SYSTEM_CAPTURE     VARIANT_MANAG Cannot paste copied preferred part to multiple parts with the same part number. |+ s9 p) [& K9 P7 m! b% H0 l- h
1992250 SYSTEM_CAPTURE     WORKSPACE     Double-clicking a .CPM file runs System Capture but does not open project

该用户从未签到

推荐
发表于 2019-5-4 05:27 | 只看该作者
本帖最后由 linguohua 于 2019-5-4 05:29 编辑 & }* Y( @8 A7 K9 y
金志峰 发表于 2019-5-4 01:01+ U( d% ^6 f" r! M! N9 U
麻烦先发个ccr看看吧
抱歉,本来想复制到回帖里面,发现格式全乱了。因此直接看下面连接比较好:8 w, x) G* Q  A- J
https://electronix.ru/forum/index.php?app=forums&module=forums&controller=topic&id=138247&page=5

该用户从未签到

推荐
发表于 2019-5-4 05:27 | 只看该作者
金志峰 发表于 2019-5-4 01:01
$ G+ s, a' y+ G4 a. f麻烦先发个ccr看看吧
' p; N/ m, _/ b) m7 [" y* i2 k
https://electronix.ru/forum/index.php?app=forums&module=forums&controller=topic&id=138247&page=5
% O0 a, q2 |7 I
  • TA的每日心情
    开心
    2025-11-21 15:20
  • 签到天数: 1087 天

    [LV.10]以坛为家III

    2#
    发表于 2019-5-3 16:18 | 只看该作者
    更新得真快啊!
  • TA的每日心情
    无聊
    2025-11-15 15:48
  • 签到天数: 40 天

    [LV.5]常住居民I

    3#
    发表于 2019-5-3 16:37 | 只看该作者
    更新頻率真是令人嘆為觀止。。。
  • TA的每日心情
    开心
    2019-11-20 15:15
  • 签到天数: 1 天

    [LV.1]初来乍到

    6#
    发表于 2019-5-3 22:06 | 只看该作者
    给个网盘链接把 威望太贵了

    该用户从未签到

    8#
    发表于 2019-5-4 01:00 | 只看该作者
    楼主貌似下了几天了。。。

    该用户从未签到

    9#
    发表于 2019-5-4 01:01 | 只看该作者
    麻烦先发个ccr看看吧

    点评

    https://electronix.ru/forum/index.php?app=forums&module=forums&controller=topic&id=138247&page=5  详情 回复 发表于 2019-5-4 05:27
    Fixed CCRs: SPB 17.2 HF05404-26-2019========================================================================================================================================================CCRID Prod  详情 回复 发表于 2019-5-4 05:27
    您需要登录后才可以回帖 登录 | 注册

    本版积分规则

    关闭

    推荐内容上一条 /1 下一条

    EDA365公众号

    关于我们|手机版|EDA365电子论坛网 ( 粤ICP备18020198号-1 )

    GMT+8, 2025-11-22 08:20 , Processed in 0.187500 second(s), 26 queries , Gzip On.

    深圳市墨知创新科技有限公司

    地址:深圳市南山区科技生态园2栋A座805 电话:19926409050

    快速回复 返回顶部 返回列表