TA的每日心情 | 开心 2025-7-30 15:24 |
---|
签到天数: 4 天 [LV.2]偶尔看看I
|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
4 W+ J7 v) A- f& P. q8 k
SPB16.60.033, Version: SPB:Hotfix:16.60.033~wint . _% `! I# P" x7 A
还没时间下!
- s7 M2 I/ S' c! a& N- ?" V) V) n0 \0 A; n0 b- e5 M7 Y
; }4 j7 ?2 u0 {) J' w5 y L x, ~DATE: 08-7-2014 HOTFIX VERSION: 033! W1 P% @9 R+ Y6 O' e4 u/ z
===================================================================================================================================
' |# Y0 J! e7 `/ r" k; QCCRID PRODUCT PRODUCTLEVEL2 TITLE
$ R" g" d( u& F===================================================================================================================================
$ C. A' h: B) l3 ]1265152 CONSTRAINT_MGR OTHER In CM, for a new worksheet, the Actuals are not seen for Class-Class Objects./ B( C/ n+ ]1 x* M8 b$ D
1269155 CONSTRAINT_MGR INTERACTIV Constraint manager does not evaluate the formulas if the min value is more than the max value
; U0 b& _4 R ^* g1279589 APD NC Duplicated Drills
* h- ^- J$ Q5 |% X# u& j2 r" ]1280288 CONSTRAINT_MGR OTHER The option "rename existing refdes" is hidden while doing File>import>logic
T' U4 B3 P* s1285122 CONSTRAINT_MGR UI_FORMS Analysis Settings does not appear in constraint Manager Sigrity SI3 H1 _( k; f) T6 ^
1291054 concept_HDL ARCHIVER archiver fails to create the cds.lib & cpm files when the -views switch is used in the command line
4 x" W+ l; _' p3 q" o1291186 SIP_LAYOUT DXF_IF Export DXF is incorrectly exporting the top layer pins when they aren?t specified in the output.
$ B" c+ O8 s i- X9 t& x% F2 g+ B1292595 CONSTRAINT_MGR SCHEM_FTB Revision number reset in dcf when running Import Physical0 ^1 w2 X4 M8 l* G% {/ }
1293346 allegro_EDITOR GRAPHICS smd symbols with Step model not correctly shown in 3D Viewer" I7 I {, i0 M* T; i6 g4 k0 o
1293579 ADW PCBCACHE ERROR(SPCOCD-553): Connectivity Server Error: Failed to load component cell 'ti_template.ets600_pogp_143p:sym_1'
2 @7 _: K7 M! b# h8 O* [) v( E1293733 SIG_EXPLORER EXTRACTTOP SigXP extraction: Bad memory usage in logicalop Head! message is output on Linux" F: ~: L7 ^" n4 z6 `. H/ @0 b
1293911 ALLEGRO_EDITOR EDIT_ETCH Using AiPT on this design causes an unrelated via to be deleted' o0 y) S/ `! O. f$ k# d
1296433 CONCEPT_HDL CORE DEHDL crashes when saving hierarchy
" R4 r: l% O- C- G7 p1296735 ALLEGRO_EDITOR NC Customer want to know why we change the description in SPB166, it causes CAM350 can`t import drill file.( o1 U6 Q! Q# N- a1 x
1296743 APD DEGASSING Degassing creates wrong voids for second and subsequent shapes when multiple shapes are selected
, j w- l0 P# S7 G1296803 ALLEGRO_EDITOR OTHER Can no longer access some drawing subclasses in 16.6
/ X8 S" Z# F( X: Q4 Q# [( W* f1298421 ADW LRM Artesyn: LRM cannot update the part.
) Z, I/ X* R$ e7 i' h$ Y; n( T$ J1299871 APD WIREBOND The axlSetAllProfilesVisible return all "nill"
) k' z3 N% [ F6 T1300186 ALLEGRO_EDITOR DATABASE Deleted NetGroups in DEHDL appear in the Allegro PCB CM& H5 v$ r( v6 _$ m
1300961 CONSTRAINT_MGR CONCEPT_HDL cmdfeedback.exe crashes during import physical
7 B5 [7 j5 i# o/ [* U6 E) G1301180 ALLEGRO_EDITOR GRAPHICS 3D Viewer for SMD footprint shows top pads on bottom layer and place bound wrongly |
|