|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 pzt648485640 于 2014-8-12 17:57 编辑 0 m# c4 y9 u/ j# P
. G! g' G2 r; A4 u; O2 khttp://pan.baidu.com/s/1kToiYV1$ I3 V4 f+ c) L- V: Q8 G
& w6 |+ n: d/ B4 r
1 Y1 z, ^5 L8 X% N! X5 k6 I8 _7 @/ E5 C0 {: V. y: [; {
DATE: 08-7-2014 HOTFIX VERSION: 033
: \; c6 e6 U) o @' R' c===================================================================================================================================
* T2 K2 X1 P N$ q& ]CCRID PRODUCT PRODUCTLEVEL2 TITLE
- _+ P4 N2 b! r% }* X$ o. o===================================================================================================================================
7 @) X0 {5 I P$ t$ o1 ~1265152 CONSTRAINT_MGR OTHER In CM, for a new worksheet, the Actuals are not seen for Class-Class Objects.8 _; M; i: ]3 E/ N5 G; S$ ]8 g5 I
1269155 CONSTRAINT_MGR INTERACTIV Constraint manager does not evaluate the formulas if the min value is more than the max value
1 k/ P, B9 L/ r( r( ~/ G1279589 APD NC Duplicated Drills- ^# _% A1 \1 Z3 F, H5 a5 {4 n8 [
1280288 CONSTRAINT_MGR OTHER The option "rename existing refdes" is hidden while doing File>import>logic
L2 t/ ]' } B3 ^1285122 CONSTRAINT_MGR UI_FORMS Analysis Settings does not appear in constraint Manager Sigrity SI
, L7 U6 l9 Y: w5 Z: d1291054 concept_HDL ARCHIVER archiver fails to create the cds.lib & cpm files when the -views switch is used in the command line
5 F6 U8 H, B) s% d2 k$ M6 V2 `$ g1291186 SIP_LAYOUT DXF_IF Export DXF is incorrectly exporting the top layer pins when they aren?t specified in the output.. w2 o, I0 C# G6 l/ s
1292595 CONSTRAINT_MGR SCHEM_FTB Revision number reset in dcf when running Import Physical
+ ^6 J/ ~, N" T- D! R1 y1293346 allegro_EDITOR GRAPHICS smd symbols with Step model not correctly shown in 3D Viewer
! t9 n& z9 q8 D. J% Y1293579 ADW PCBCACHE ERROR(SPCOCD-553): Connectivity Server Error: Failed to load component cell 'ti_template.ets600_pogp_143p:sym_1'
9 L a7 v8 G: y$ C3 U; q4 O, g1293733 SIG_EXPLORER EXTRACTTOP SigXP extraction: Bad memory usage in logicalop Head! message is output on Linux/ F$ |' j. |1 r8 r
1293911 ALLEGRO_EDITOR EDIT_ETCH Using AiPT on this design causes an unrelated via to be deleted9 ^: t' O7 b8 l
1296433 CONCEPT_HDL CORE DEHDL crashes when saving hierarchy
5 ^0 }) g1 i8 G( Y1296735 ALLEGRO_EDITOR NC Customer want to know why we change the description in SPB166, it causes CAM350 can`t import drill file.( Z7 e; r; H$ N" _& Y# y$ k0 v" d6 |) q
1296743 APD DEGASSING Degassing creates wrong voids for second and subsequent shapes when multiple shapes are selected
4 W$ Z6 I0 g% [+ ?/ {1296803 ALLEGRO_EDITOR OTHER Can no longer access some drawing subclasses in 16.68 [7 `* j K6 R3 A( x
1298421 ADW LRM Artesyn: LRM cannot update the part.
8 W3 _/ [0 }# p* k, E. w8 d) d7 B1299871 APD WIREBOND The axlSetAllProfilesVisible return all "nill"
3 q" |2 ], V0 `& P8 }& ~1300186 ALLEGRO_EDITOR DATABASE Deleted NetGroups in DEHDL appear in the Allegro PCB CM8 g3 n4 G) U# j u8 S
1301180 ALLEGRO_EDITOR GRAPHICS 3D Viewer for SMD footprint shows top pads on bottom layer and place bound wrongly |
|
[复制链接]
/1 
发表于 2014-8-12 17:52
收藏
淘帖
支持！
反对！
楼主
