|
|
Warning: positive node is attached to dielectric/non-metal layer DIELECTRIC-1; ignoring circuit element # T N2 E) l, Y! Z. E: F. n, C! v9 l
Warning: resistance value for is 0.000000, an illegal value for simulation purposes; defaulting to 0.001ohms
4 ^" r- `, }" i, ?1 J use the "Circuit Element Editor" to set desired resistance value7 M: [. x0 P# F. G% u; Q) P6 y
0 capacitors read* Q6 c) i' D# x/ X0 {# Z# ^5 r
0 inductors read
3 s5 Q& c7 J0 O7 S4 S. Q: f0 resistors read, y: [. t8 m& m+ x z. s
! ^, Y$ s3 ]: S! `. H' d0 b k* h. h9 ] V' e7 j5 q/ _; k. [
Translating Cadence design into ANSYS EDB; please wait...failed!
) s/ {4 [$ p8 |
6 f" \! [# b3 Y+ l3 ^ |
|