Quantum-SI简介！

Allen

Quantum-SI InteRFace Analysis Kits


* [2 l9 o$ j6 x# r* L: _) xOverview
High-speed designers must evaluate signal integrity and timing margins while accounting for crosstalk and power integrity in order to ensure reliable system
operation. Quantum-SI™ enables users to quickly achieve High-Speed Design ClosureTM by integrating static timing, signal integrity and crosstalk analysis in
a single tool. Comprehensive modeling and simulation capabilities predict system-level noise and timing margins more quickly and accurately than competing signal integrity products.

9 U. `3 s( u5 z+ y' u$ SInterface-centric Analysis
Quantum-SI analyzes entire high-speed interfaces instead of simulating individual nets as traditional signal integrity tools do. Quantum-SI captures all the net types, required timing and signal integrity relationships across an interface during design setup.Quantum-SI runs required SI analyses automatically,and closes timing across the entire interface.Quantum-SI’s interface-centric analysis approach allows engineers to quickly and easily analyze entire interfaces for the composite effects of signal integrity, crosstalk and timing.
5 S! y1 X$ p/ Y% ~
Tightly Integrated Flows
" r8 @! F1 U' t9 eQuantum-SI tightly couples pre- and post-layout analysis flows by leveraging net topologies and simulation setups. Pre-route circuit representations are automatically mapped to routed databases using SiSoft’s patented TransferNet™ technology, which minimizes the effort required to run post-route simulations and achieve post-route timing closure.
) @4 m5 C" N  u) b+ S$ S9 Q6 p7 G
& e# e9 g4 h; y" H5 R* yPowerful Pre-Layout What-If Analysis
, Q' n2 i+ r0 ]( I: aQuantum-SI allows users to quickly capture interface nets and relationships graphically. The pre-layout editor provides an electrical view of I/O devices and
interconnect topologies. Network parameters can be defined as variables and swept across a range of user-defined conditions. Pre-layout analysis allows different termination schemes, I/O buffer selections and routing strategies to be quickly analyzed and assessed for their effect on overall interface margin.
3 {1 H' d: d2 L
6 A; ]; R* L2 k: x. [8 x( p+ ZPost-Layout Verification
  F2 I9 ~$ M# B* ^, D3 T2 j3 t% NQuantum-SI’s post-layout flow allows PCB databases from different layout systems to be managed using a unified graphical interface. Quantum-SI automatically
extracts network topologies and runs signal integrity simulations, then validates interface waveform quality, timing and crosstalk. Automatic mapping of pre-route topologies into the PCB database ensures designs can be analyzed quickly with a minimum of user intervention.
6 B" z% [" _0 i8 s( t1 K: M
/ p. _& h: g* }2 L6 d: vComprehensive Analysis
" ~; d! ?, s& p% z; N% a# W
7 e, a# t7 R- F( S
Quantum-SI utilizes SiSoft’s Core-to-Core™
methodology to analyze simulation results at the device pin, pad, or core using the most rigorous processing available in the industry. Every edge of every waveform is analyzed using a comprehensive set of voltage levels for waveform quality, slew rate,
4 k- a2 v8 \. B7 }, P5 C9 V. narea and timing parameters. Slew rate derating can be employed to adjust interconnect delay measurements. The static timing analysis engine
automatically determines interface setup and hold margins based on simulation results.
" w: Z3 ?6 n* ^) J5 o1 F+ ~
0 D9 M7 g+ u1 l6 g! a: C% Y4 _Quantum-SI Interface Analysis Kits
& ]& y# _+ u1 u+ `% N

Quantum-SI interface analysis kits provide “ready-torun”
environments for interface standards like DDR2. A central library of interface kits can shave weeks tomonths off a traditional design cycle by reducing oreliminating model development and design capture efforts. Interface analysis kits include topologies for different net classes and timing relationships that must be met across an entire interface. Kits also include technology and design-specific information, such as rules for managing simulation models based on ODT configurations and waveform derating rules. “Legal” data transfers are specified for multi-drop nets to allow elimination of false paths during static timing analysis.

3 o9 L4 ]( l1 @2 cInterface kits are ready for use “out of the box”, and can be readily adapted for specific design requirements where required. Users can save updated kits into their own library for future use.

. ~9 S' y9 Y& Y/ x$ G  l7 d8 RInterface Analysis Kit Components
' V" u4 E; Z$ w, f6 @, r% u• Component timing models
• IBIS simulation models
• Topologies for all net classes
• Design timing requirements
( v/ @3 H6 t, P( r, e! g+ Z• Design-specific analysis setups
• Design-specific results processing rules
Optional Analysis Kit Components
• Spice simulation models
• PCB reference designs
6 B8 S$ A( t2 `' x' F
Major Quantum-SITM Features
• Integrated signal integrity, crosstalk and timing analysis for pre/post-layout flows
• Exhaustive solution space analysis—lengths, terminations, data patterns, coupling, component variants, buffer models, and populations across process, voltage, and temperature corners for etch/silicon
  G% d# Y0 H% g( J0 u• Floating ground analysis
) n7 |7 `$ q/ s; Y% M6 u' G# B• Superior post-layout automation and capacity for extraction of very large multiboard databases
• Rapid post-layout crosstalk screening and crosstalk simulation
$ [& c1 \8 b$ h: D! S( `" o• Static timing analysis for synchronous, and source-synchronous interfaces
; v2 Z' a6 m. U8 |. {6 U• Industry’s most rigorous waveform/eye diagram processing
! i, i4 O" s& c( V- W7 k! ?" _$ n• Tiered results viewing—drill-down from high-level summaries to low-level detailed
reports
• Advanced graphical waveform viewer
" V  p- V: F* l" g• Design analysis reuse
6 m+ h. f, X; \) P+ U, w• Seamless support for mixed HSPICE/IBIS models
• Automatic library validation and consistency checking
• Batch submission to compute fARMs CAD layout system support
• allegro®
# i. k% H1 z9 n! ^. Y* d• Expedition PCB™
• PowerPCB™
• Board Station®
, P" C, G5 w, a9 G6 V, e• Pantheon®
3 n; I: {% \/ p% `! O$ x; ?• P-CAD™
& Z, F/ x+ g5 ^5 [0 {7 R
: V# Z. U# a( KSupported Operating Systems
! I0 y* u& w4 H• Solaris: 9, 10
• Linux X86: Kernel version 2.4.26; Libc
3 S) Y# Y8 q9 M, `* i) ^/ Xversion 2.3.3
, h3 Q  d8 ^& [/ a) M1 n& @• Windows: 2000/XP

kebon22

顶一个

jesims

這是一個有趣的討論。感謝您分享..
9 ^) p( j* g7 `0 G( y) T4 D8 E# c/ Usimulation rachat de credit

slim443

路过，顶下

damaoelc

Libc version   是指哪个东东，请教。

icerpcb

这个是SIsoft的

viseng

顶,

rjc

看起来是不错~~ 难~~

forevercgh

Comprehensive Analysis看起来很吸引人