|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 auto1860 于 2017-7-3 15:25 编辑
5 j6 f! z5 b! |9 _5 m- |/ O' T% p$ ~$ z; Q, q3 H3 Y5 F- \
Fixed CCRs: SPB 17.2 HF022
7 \1 Z" r" N' n+ Z- ^0 b' U. h+ R06-16-2017
0 a' H- ^) N7 R8 _9 a" w3 z========================================================================================================================================================
% ~7 F9 i3 F0 t' C: lCCRID Product ProductLevel2 Title
% y% I- d' e& k5 W# y========================================================================================================================================================4 ~# _6 W4 I; q( Y O
1755789 ADW DBEDITOR Checking in HSS Block returns 'Failed to create archive'1 U w! f% p1 H$ P2 a5 s) r' l9 q
1731459 ADW FLOW_MGR Cannot open LRM from Flow Manager1 s+ P N; c0 k& o
1731460 ADW FLOW_MGR Cannot open LRM from Flow Manager1 ^; ^% s8 u- Z5 _4 L
1744081 ADW FLOW_MGR Error regarding configuration file when trying to open Workflow Manager. P7 J/ @, X, W
1756727 ADW LIBIMPORT EDM Library Import fails with java exceptions when merging classifications
% `" s: S* B- g$ a1 a1743763 ADW SRM Find filter is grayed out when allegro PCB Editor is opened from EDM Flow Manager
& w$ g, C$ T& c% _% `0 c- W- b- `1748399 ALLEGRO_EDITOR DATABASE In release 17.2-2016, end caps not visible for certain clines in PCB Editor
& W" F" x9 Q6 r7 L9 r) p1748522 ALLEGRO_EDITOR INTERACTIV A component mirrored using the 'funckey' command jumps to (0,0) position when the 'move' command is used on it
& P+ l- A1 e+ I( g1734983 ALLEGRO_EDITOR INTERFACES Secondary step model does not stay mapped after drawing is reopened
" n7 x( ]- D# N% {; P. U( q, g1753704 ALLEGRO_EDITOR REFRESH Refreshing symbols crashes PCB Editor+ n0 D2 Q$ f8 z+ H3 `; H+ U" Q$ N
1493721 ALLEGRO_EDITOR SHAPE Voids on negative planes are not adhering to constraints
* n& c/ ~+ f* R3 y* @1711242 ALLEGRO_EDITOR SHAPE Route keep out leads to partly unfilled shapes with gaps: }- S* Y( {! z" m% D9 B; w. v
1726865 ALLEGRO_EDITOR UI_GENERAL Pop-up Mirror command does not mirror at cursor position! r/ k; p+ L/ y, E; o
1752987 ALLEGRO_EDITOR UI_GENERAL axlUIViewFileCreate zoom to xy location not working while in user created form.
) B. g6 T/ K. x+ o" O0 m* X1755638 ALLEGRO_EDITOR UI_GENERAL In release 17.2-2016, zoom operations using mouse button not working when axlShellPost() is run
6 Z7 p! ~6 p% p# z8 w) m: p' N1719792 ALLEGRO_PROD_TOOLB CORE Productivity Toolbox Z-DRC hangs or crashes PCB Editor" D! v! U2 O' M1 P' {3 z
1624869 ALTM_TRANSLATOR CAPTURE A structure file is required to translate a third-party schematic to orcad Capture6 d/ O' u2 Y+ m' p0 T8 b
1707416 ALTM_TRANSLATOR CAPTURE Missing components and pins in the OrCAD Capture schematic translated from a third-party tool
+ e: d% q$ ?7 V1 X# ?2 M1708825 ALTM_TRANSLATOR CAPTURE The third-party translator fails to translate the schematic
- g u6 _/ z1 G' Q5 W/ W# H1719200 ALTM_TRANSLATOR CAPTURE The third-party translator fails to translate all the pages of a schematic) \) N. Q9 M, U$ Y3 s
1546070 ALTM_TRANSLATOR CORE Third-party to DE-HDL schematic translation fails
. a" h& i7 n; ?* O4 k8 J8 ~2 A1700508 ALTM_TRANSLATOR CORE Third-party PCB translator does not work in release 17.2-20160 S+ O2 S3 Y! L- G, @& r1 i; x( b
1699340 ALTM_TRANSLATOR DE_HDL Unable to import third-party schematic into DE-HDL using Import menu in PCB Editor
- c8 Y+ ^6 e" A2 j w* T# y1630379 ALTM_TRANSLATOR PCB_EDITOR Third-party translator is not importing clines and vias, n( k3 g& Q; s$ P+ w0 h5 G
1708615 ALTM_TRANSLATOR PCB_EDITOR All items of third-party PCB not imported in release 17.2-2016
% Z, m0 }* P7 H. P1758296 APD DXF_IF DXF OUT: Rounded rectangle pads mirrored incorrectly
3 }2 `$ M+ A6 `8 F& S" n+ o1756040 APD IMPORT_DATA The 'die text in' command ignores values after the decimal point
% q% A8 R& K7 o& |1727206 APD SHAPE Merging two shapes results in an incorrect shape) E+ j; R1 ~: e/ j( m' V
1753682 concept_HDL CONSTRAINT_MG Constraint Manager stops responding while cross probing DE-HDL9 S' @! x$ B# j$ b
1721334 CONCEPT_HDL CORE dsreportgen not able to resolve gated part on schematic& Y; S6 Y( S* q
1747559 CONCEPT_HDL CORE Copying a logic symbol without a part table entry results in ERROR(SPCODD-53)
+ E: L- r* g: o; }( r1749644 CONCEPT_HDL CORE In release 17.2-2016 Hotfix 019, 'align components' is not working on Windows 8 and DE-HDL crashes
, G( s2 b3 k% @! _1746910 CONCEPT_HDL GLOBALCHANGE Global Component Change unable to identify part data when using schematic pick option
/ y8 h. d% k8 ?4 n1743572 FLOWS PROJMGR Project Manager displays incorrect values in Project Setting
7 O- d( z7 R2 Q" M9 e2 V) x1724124 FSP DESIGN_EXPLOR Provide TCL command to filter design connectivity window1 o$ A0 l& p& V( `. r* a6 g
1719105 FSP GUI Tabular sorting not working in FPGA System Planner4 O! w, L+ l3 Y( |* {
1755750 PCB_LIBRARIAN GRAPHICAL_EDI In release 17.2-2016, unable to delete _N pins in PDV Symbol Editor
/ t8 p. {6 _5 C2 ~: `. ?4 f3 j1722993 PCB_LIBRARIAN IMPORT_CSV Part Developer crashes while importing part information stored in a .csv file3 } M' \& U+ Z( w2 u* T% Y
1758856 SIP_LAYOUT 3D_VIEWER Correct the spelling error in the 3D Viewer Design Configuration window1 p0 b0 C8 d6 \/ f+ Y% j5 G! ?1 f
1755179 SIP_LAYOUT ARTWORK PCB Editor crashes when creating Gerber files
/ G& ?5 F! x" i4 d! |) n1743511 SIP_LAYOUT MANUFACTURING Package Design Integrity shows non-redundant padstacks in the Redundant Padstacks check
) W: L9 _# z4 f E7 R0 T下载链接
! y& A1 A# V) s3 G" s( h2 f' F- V9 X, d' K
5 z2 `9 n8 i! o1 E. s* y9 z
|
|
[复制链接]
/1 
发表于 2017-6-29 13:23
收藏
淘帖
支持！
反对！
