|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
引言
. K N: |$ U% g! b
y( E$ b; }4 J& F+ O1，改成clk方式。- v3 w1 U# k2 E% s8 i/ F0 ?8 ^; \/ ]
2，添加clk,50MHz。
; R ]$ \; ` r3, 添加rst，同步复位。; c. s' A0 x' u8 i
4，添加calc_done,指示计算完成，高有效。0 s [7 l4 k' M
! P8 x0 u* J( s$ s6 |0 c3.1 模块代码
* n1 @7 |( O2 K- ]% Z
7 t* N& K. |; p$ {% t& h- /*
- * module:div_rill
- * file name:div_rill.v
- * syn:yes
- * author:network
- * modify:rill
- * date:2012-09-10
- */
- module div_rill
- (
- input clk,
- input rst,
- input[31:0] a,
- input[31:0] b,
- output reg [31:0] yshang,
- output reg [31:0] yyushu,
- output reg calc_done
- );
- reg[31:0] tempa;
- reg[31:0] tempb;
- reg[63:0] temp_a;
- reg[63:0] temp_b;
- reg [5:0] counter;
- always @(a or b)
- begin
- tempa <= a;
- tempb <= b;
- end
- always @(posedge clk)
- begin
- if(!rst)
- begin
- temp_a <= 64'h0000_0000_0000_0000;
- temp_b <= 64'h0000_0000_0000_0000;
- calc_done <= 1'b0;
- end
- else
- begin
- if(counter <= 31)
- begin
- temp_a <= {temp_a[62:0],1'b0};
- if(temp_a[63:32] >= tempb)
- begin
- temp_a <= temp_a - temp_b + 1'b1;
- end
- else
- begin
- temp_a <= temp_a;
- end
- counter <= counter + 1;
- calc_done <= 1'b0;
- end
- else
- begin
- counter <= 0;
- calc_done <= 1'b1;
- temp_a <= {32'h00000000,tempa};
- temp_b <= {tempb,32'h00000000};
- yshang <= temp_a[31:0];
- yyushu <= temp_a[63:32];
- end
- end
- end
- endmodule
- /*************** EOF ******************/
+ x0 o. t! Q" C% x' V
+ y+ X; C `' @0 o* Q% ^6 w+ t, B; [! u Y
3.2 testbench+ N6 m: c7 U# t+ u# U7 h% S
- /*
- * module:div_rill_tb
- * file name:div_rill_tb.v
- * syn:no
- * author:rill
- * date:2012-09-10
- */
- `timescale 1ns/1ns
- module div_rill_tb;
- reg clk;
- reg rst;
- reg [31:0] a;
- reg [31:0] b;
- wire [31:0] yshang;
- wire [31:0] yyushu;
- wire calc_done;
- initial
- begin
- clk = 0;
- rst = 0;
- #20 rst = 1;
- #40 a = $random()%10000;
- b = $random()%1000;
- #1000 a = $random()%1000;
- b = $random()%100;
- #1000 a = $random()%100;
- b = $random()%10;
- #1000 $stop;
- end
- always #10 clk = ~clk;
- div_rill DIV_RILL
- (
- .clk (clk),
- .rst (rst),
- .a (a),
- .b (b),
- .yshang (yshang),
- .yyushu (yyushu),
- .calc_done (calc_done)
- );
- endmodule
- /******** EOF ******************/
/ V4 R5 V- e3 O7 o
- [7 `( c2 \8 N. _' Y1 e. L
) {% r% C6 z; B% f
3.3 仿真
. [) m3 h5 O9 Y& J: G5 f
" V' F& p$ F: Q
+ I6 R, H0 u0 [( O
5 R! v& e9 ]5 p# j4 W
, i: N ]& P) I8 t* u/ t
; }; M* i0 m" D5 a" f k
|
|
/1 
发表于 2020-1-3 10:04
收藏
淘帖
支持！
反对！