|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 zgyzgy 于 2015-3-15 14:42 编辑 / e" {+ @: x: B# k; G1 I
0 X8 a) \8 H0 h; v" D6 K3 I
DATE: 03-13-2015 HOTFIX VERSION: 045/ c5 E* S& k1 ^7 m& Q$ J1 w& g2 ]
===================================================================================================================================
0 X( G% E/ r# }& d5 wCCRID PRODUCT PRODUCTLEVEL2 TITLE8 S9 ]" z/ m# d' u4 n
===================================================================================================================================
4 D3 p- j) x3 y1 x( e i" U1308671 concept_HDL PDF Pivotal symbol on Hierarchical Split Symbol bodies needs to be hidden in the generated PDF/ u6 E8 H( [! t9 O. i; ~2 k/ H
1349899 Pspice NETLISTER PSpice: Getting different simulation results in versions 16.5 and 16.6
% a k. [. L" e) b) ?1355271 FSP DE-HDL_SCHEMATIC FSP generating incorrect connectivity information in HDL# d6 G: B$ l3 [, W
1370402 ADW TDA TDO does not use the specified name for creating the local work area.
4 ~. z9 E. M, r f( _$ p9 y1371281 CONCEPT_HDL CONSTRAINT_MGR It takes 10 minutes to launch Constraint Manager0 I6 p/ K7 o% \# h, U, m
1372480 CONCEPT_HDL CORE How do I get ASA to recognize changes made to a schematic block?! j* W* h% r) F R; H/ [# J
1372939 CONCEPT_HDL CORE Save Hierarchy and Save All do not resolve the duplicate refdes issue in a SIZEd part
$ u4 F, r7 l3 Y1 t9 P, E1375265 ASI_SI OTHER allegro Sigrity SI to XtractIM translation failed with a workspace file opening error
2 B# H* u! {% T$ D1376225 SIP_LAYOUT DIE_ABSTRACT_IF 'Refresh co-design die' operation fails with "incorrect number of ETCH subclasses defined" message
6 b' {/ q) b3 {' @6 L& }1376644 ALLEGRO_EDITOR mentor Command line mbs2brd still needs SI licenses
! W* ~5 Y* X7 T+ o! E1376846 SIP_LAYOUT IC_IO_EDITING Running the Show IC Details command generates a drawing/symbol extents error, then SiP crashes7 a# X" |1 E. I4 ]- p
1377297 ALLEGRO_EDITOR EDIT_ETCH PCB Editor crashes when using the Remove Tuning command
& K$ Z, j8 F4 ~$ b1377587 CONCEPT_HDL MARKERS The marker file cannot be loaded using the console command "_! markers load <filename.mkr>".
* Y6 A( P, i! L/ q1 {% X4 G. d1377711 TRANSLATOR SPDLINKS Unable to open an MCM file in XtractIM from APD
2 l# M& h- f) K1 V; t6 F2 H x. g' j4 e1377962 CONCEPT_HDL CORE If an instantiated part is removed from the library, DE-HDL hangs while reading the .xcon file
2 b9 X5 t- S4 ]! K1378032 ALLEGRO_EDITOR REPORTS Report command and batch mode give different Waived DRC Report results in PCB Editor
- ^) G( X& y/ | x9 c0 G1379797 F2B PACKAGERXL Connections are missing in the generated netlist
, {3 j2 }9 {/ o1 u/ K. R" _4 Y1 u稍后附上链接。。。。。。6 K6 L7 _) t+ c2 O& t- u! k
下载链接：
& z5 b* Y- `9 e" o/ ~% D8 \http://pan.baidu.com/s/1mgsrKfQ
. y b9 W1 ^5 e3 f. [! O4 { |
评分
-
查看全部评分
|
/1 
发表于 2015-3-15 12:44
收藏
淘帖
支持！
反对！
楼主
# q# @* s; c, J5 F1 J% z
无语了 44昨天更新完 今天见到45了