找回密码
 注册
关于网站域名变更的通知
查看: 3920|回复: 10
打印 上一主题 下一主题

紧急求助 micron的ibis库报错

[复制链接]

该用户从未签到

跳转到指定楼层
1#
发表于 2011-4-4 11:31 | 只看该作者 回帖奖励 |倒序浏览 |阅读模式

EDA365欢迎您登录!

您需要 登录 才可以下载或查看,没有帐号?注册

x
C:\mentorGraphics\2007pads\SDD_HOME\hyperlynx\LIBS\u11a_it.ibs: Model DQS_FULL_533 Receiver Thresholds: Vth must be specified for single ended receivers
; g" `4 g: ^* H& v1 W5 C1 {C:\MentorGraphics\2007PADS\SDD_HOME\hyperlynx\LIBS\u11a_it.ibs: Model DQS_FULL_533 Receiver Thresholds: Vinh_ac must be specified for single ended receivers; z- a, \# H, \
C:\MentorGraphics\2007PADS\SDD_HOME\hyperlynx\LIBS\u11a_it.ibs: Model DQS_FULL_533 Receiver Thresholds: Vinl_ac must be specified for single ended receivers
- C4 W7 Q$ C# o3 |3 K) ~3 vC:\MentorGraphics\2007PADS\SDD_HOME\hyperlynx\LIBS\u11a_it.ibs: Model DQS_FULL_533 Receiver Thresholds: Vinh_dc must be specified for single ended receivers
0 R* B/ V7 p$ D: f' O' p- ]C:\MentorGraphics\2007PADS\SDD_HOME\hyperlynx\LIBS\u11a_it.ibs: Model DQS_FULL_533 Receiver Thresholds: Vinl_dc must be specified for single ended receivers1 J4 X! j  E/ M  B  @. \2 P1 p
C:\MentorGraphics\2007PADS\SDD_HOME\hyperlynx\LIBS\u11a_it.ibs: Model DQS_FULL_533 Receiver Thresholds: Tslew_ac must be specified for single ended receivers1 r1 ]3 C2 {4 Y0 Z# i
C:\MentorGraphics\2007PADS\SDD_HOME\hyperlynx\LIBS\u11a_it.ibs: Model DQS_FULL_ODT50_533 Receiver Thresholds: Vth must be specified for single ended receivers. g4 G/ Y+ A# f8 K2 y
C:\MentorGraphics\2007PADS\SDD_HOME\hyperlynx\LIBS\u11a_it.ibs: Model DQS_FULL_ODT50_533 Receiver Thresholds: Vinh_ac must be specified for single ended receivers
$ v; C: z& J. I! D) OC:\MentorGraphics\2007PADS\SDD_HOME\hyperlynx\LIBS\u11a_it.ibs: Model DQS_FULL_ODT50_533 Receiver Thresholds: Vinl_ac must be specified for single ended receivers& S& Y& J# p0 t! |
C:\MentorGraphics\2007PADS\SDD_HOME\hyperlynx\LIBS\u11a_it.ibs: Model DQS_FULL_ODT50_533 Receiver Thresholds: Vinh_dc must be specified for single ended receivers( Y% d3 @! y, h" U5 Q
C:\MentorGraphics\2007PADS\SDD_HOME\hyperlynx\LIBS\u11a_it.ibs: Model DQS_FULL_ODT50_533 Receiver Thresholds: Vinl_dc must be specified for single ended receivers1 u6 q8 U" q- J/ v) x6 d
C:\MentorGraphics\2007PADS\SDD_HOME\hyperlynx\LIBS\u11a_it.ibs: Model DQS_FULL_ODT50_533 Receiver Thresholds: Tslew_ac must be specified for single ended receivers
& l# H' l- \0 H7 _0 p+ A" D  nC:\MentorGraphics\2007PADS\SDD_HOME\hyperlynx\LIBS\u11a_it.ibs: Model DQS_FULL_ODT75_533 Receiver Thresholds: Vth must be specified for single ended receivers
7 u5 s9 K& D( B7 k. j+ o: \1 lC:\MentorGraphics\2007PADS\SDD_HOME\hyperlynx\LIBS\u11a_it.ibs: Model DQS_FULL_ODT75_533 Receiver Thresholds: Vinh_ac must be specified for single ended receivers7 G1 P* X! A" P! [/ j5 ^
C:\MentorGraphics\2007PADS\SDD_HOME\hyperlynx\LIBS\u11a_it.ibs: Model DQS_FULL_ODT75_533 Receiver Thresholds: Vinl_ac must be specified for single ended receivers
% A  H1 _" f8 ?- EC:\MentorGraphics\2007PADS\SDD_HOME\hyperlynx\LIBS\u11a_it.ibs: Model DQS_FULL_ODT75_533 Receiver Thresholds: Vinh_dc must be specified for single ended receivers
8 ?+ ]: B% H4 d8 R& I8 C1 ~% k+ UC:\MentorGraphics\2007PADS\SDD_HOME\hyperlynx\LIBS\u11a_it.ibs: Model DQS_FULL_ODT75_533 Receiver Thresholds: Vinl_dc must be specified for single ended receivers
4 \2 \+ @" |3 V! `; S  T- b7 XC:\MentorGraphics\2007PADS\SDD_HOME\hyperlynx\LIBS\u11a_it.ibs: Model DQS_FULL_ODT75_533 Receiver Thresholds: Tslew_ac must be specified for single ended receivers
) v0 G) \9 z0 E: x8 }6 ~/ n! JC:\MentorGraphics\2007PADS\SDD_HOME\hyperlynx\LIBS\u11a_it.ibs: Model DQS_FULL_ODT150_533 Receiver Thresholds: Vth must be specified for single ended receivers
7 @  K; [4 X* ZC:\MentorGraphics\2007PADS\SDD_HOME\hyperlynx\LIBS\u11a_it.ibs: Model DQS_FULL_ODT150_533 Receiver Thresholds: Vinh_ac must be specified for single ended receivers: i  {! e2 M. C3 x
C:\MentorGraphics\2007PADS\SDD_HOME\hyperlynx\LIBS\u11a_it.ibs: Model DQS_FULL_ODT150_533 Receiver Thresholds: Vinl_ac must be specified for single ended receivers( p; @! _- |0 h  X6 \/ I9 A% |
C:\MentorGraphics\2007PADS\SDD_HOME\hyperlynx\LIBS\u11a_it.ibs: Model DQS_FULL_ODT150_533 Receiver Thresholds: Vinh_dc must be specified for single ended receivers, ]" M# O& F* b
C:\MentorGraphics\2007PADS\SDD_HOME\hyperlynx\LIBS\u11a_it.ibs: Model DQS_FULL_ODT150_533 Receiver Thresholds: Vinl_dc must be specified for single ended receivers
4 o1 a- X. x3 Q2 v7 }4 }C:\MentorGraphics\2007PADS\SDD_HOME\hyperlynx\LIBS\u11a_it.ibs: Model DQS_FULL_ODT150_533 Receiver Thresholds: Tslew_ac must be specified for single ended receivers

该用户从未签到

2#
 楼主| 发表于 2011-4-4 12:28 | 只看该作者
紧急啊,顶~!

该用户从未签到

3#
发表于 2011-4-6 14:27 | 只看该作者
麻烦把模型发出来看下……
  • TA的每日心情

    2020-4-15 15:20
  • 签到天数: 1 天

    [LV.1]初来乍到

    4#
    发表于 2011-8-11 08:56 | 只看该作者
    模型

    v69a.rar

    380.01 KB, 下载次数: 49, 下载积分: 威望 -5

    该用户从未签到

    5#
    发表于 2011-8-11 12:08 | 只看该作者
    回复 maozheng110 的帖子. k# F- l# h5 |

    ! k! B, @$ z% ?9 c& j  h是楼主的问题么?这个模型用过,没有问题。! P* V3 ?; B: w) `7 |% U
  • TA的每日心情

    2020-4-15 15:20
  • 签到天数: 1 天

    [LV.1]初来乍到

    6#
    发表于 2011-8-11 14:13 | 只看该作者
    不是楼主的,但报错差不多

    该用户从未签到

    7#
    发表于 2011-8-11 16:21 | 只看该作者
    回复 maozheng110 的帖子
    5 p$ T3 d4 G; G4 A# \
    2 w$ I0 l0 d* K, n7 h已用过,模型没有问题啊。
    # q& I+ I8 D- g# e7 l0 t
  • TA的每日心情

    2020-4-15 15:20
  • 签到天数: 1 天

    [LV.1]初来乍到

    8#
    发表于 2011-8-27 16:03 | 只看该作者
    你的hyperlynx什么版本的

    该用户从未签到

    9#
    发表于 2012-12-30 08:22 | 只看该作者
    |NOTE: If using the IBISCHK 4.2.1 or older parser, Differential receiver
    ! A+ {4 g( V# t* W1 K5 }* ?1 e8 O|threshold parameters must be commented out because the parser generates! k/ @6 g1 y4 \9 ~5 Q3 T
    |errors for multiple differential models.

    该用户从未签到

    10#
    发表于 2012-12-30 08:38 | 只看该作者
    Results of the most recent parse:3 @3 R. ]2 |8 T( U+ A
    IBISCHK5 V5.1.2
    & t& i! O: W6 Y* x

    该用户从未签到

    11#
    发表于 2013-3-5 14:50 | 只看该作者
    我按https://www.eda365.com/thread-64520-1-1.html中yuxuan51高人指导的解决了。
    9 \- e% A% k8 }$ z* V内容是:
    - P1 g7 @2 H7 m9 H1 Q“这个是没有定义接收端的Vth值,Vth值是接收端的一个理想门限值,接收端靠它来判断Vinh和Vinl的逻辑状态,一般为工作电压的一半,DDR2就是0.9V,加上关键字段就可以,如下图。这个应该没什么问题;如果你要是要用Model integrity转成DML报错又不是想自己改的话,可以选择忽略Model integrity的报错功能,选择菜单中的“TOOLS”选项,然后选中“Translation Options”,对话框如下图那样设置就好了”( w& E+ Q$ w5 A
    还有两个贴图,没传成功,各位到开始提供的连接中看吧。再次感谢yuxuan51!
    + q- k5 \. R, e3 i  t
    您需要登录后才可以回帖 登录 | 注册

    本版积分规则

    关闭

    推荐内容上一条 /1 下一条

    EDA365公众号

    关于我们|手机版|EDA365电子论坛网 ( 粤ICP备18020198号-1 )

    GMT+8, 2025-11-24 11:52 , Processed in 0.171875 second(s), 26 queries , Gzip On.

    深圳市墨知创新科技有限公司

    地址:深圳市南山区科技生态园2栋A座805 电话:19926409050

    快速回复 返回顶部 返回列表