|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
引言
5 N' y: S" `, W8 Y# {, H! }3 ^- ^* Z+ p( n! E/ n! x
1，改成clk方式。0 O( X e* x6 s7 z, k: X- @$ j5 H
2，添加clk,50MHz。
, v) J9 X9 L- Q! z& C) H) K1 u3, 添加rst，同步复位。* j5 R3 {2 x0 F, Q# j' ?6 Y
4，添加calc_done,指示计算完成，高有效。; \$ @1 n$ G% Z0 J9 h
; A. z0 Q3 l M" t2 p; t" E8 M
3.1 模块代码7 t1 R6 E- A, @: D0 `
' L: _1 Z* V% l$ F5 I" N+ a7 H
- /*
- * module:div_rill
- * file name:div_rill.v
- * syn:yes
- * author:network
- * modify:rill
- * date:2012-09-10
- */
- module div_rill
- (
- input clk,
- input rst,
- input[31:0] a,
- input[31:0] b,
- output reg [31:0] yshang,
- output reg [31:0] yyushu,
- output reg calc_done
- );
- reg[31:0] tempa;
- reg[31:0] tempb;
- reg[63:0] temp_a;
- reg[63:0] temp_b;
- reg [5:0] counter;
- always @(a or b)
- begin
- tempa <= a;
- tempb <= b;
- end
- always @(posedge clk)
- begin
- if(!rst)
- begin
- temp_a <= 64'h0000_0000_0000_0000;
- temp_b <= 64'h0000_0000_0000_0000;
- calc_done <= 1'b0;
- end
- else
- begin
- if(counter <= 31)
- begin
- temp_a <= {temp_a[62:0],1'b0};
- if(temp_a[63:32] >= tempb)
- begin
- temp_a <= temp_a - temp_b + 1'b1;
- end
- else
- begin
- temp_a <= temp_a;
- end
- counter <= counter + 1;
- calc_done <= 1'b0;
- end
- else
- begin
- counter <= 0;
- calc_done <= 1'b1;
- temp_a <= {32'h00000000,tempa};
- temp_b <= {tempb,32'h00000000};
- yshang <= temp_a[31:0];
- yyushu <= temp_a[63:32];
- end
- end
- end
- endmodule
- /*************** EOF ******************/
% R: H/ S5 A- s: K0 O
2 b4 c8 B* S3 w2 I" t7 M
8 d% B$ h; r) ~/ k! e6 E: Q1 R3.2 testbench
! A! _; W7 o ]4 E+ J: i- /*
- * module:div_rill_tb
- * file name:div_rill_tb.v
- * syn:no
- * author:rill
- * date:2012-09-10
- */
- `timescale 1ns/1ns
- module div_rill_tb;
- reg clk;
- reg rst;
- reg [31:0] a;
- reg [31:0] b;
- wire [31:0] yshang;
- wire [31:0] yyushu;
- wire calc_done;
- initial
- begin
- clk = 0;
- rst = 0;
- #20 rst = 1;
- #40 a = $random()%10000;
- b = $random()%1000;
- #1000 a = $random()%1000;
- b = $random()%100;
- #1000 a = $random()%100;
- b = $random()%10;
- #1000 $stop;
- end
- always #10 clk = ~clk;
- div_rill DIV_RILL
- (
- .clk (clk),
- .rst (rst),
- .a (a),
- .b (b),
- .yshang (yshang),
- .yyushu (yyushu),
- .calc_done (calc_done)
- );
- endmodule
- /******** EOF ******************/
9 i- U4 x- q0 ~1 ?/ K% t* M P
% f* i( H+ w; E4 G* c7 Y) Y
+ ^. F3 z' K! {9 @9 l0 f' X i! D3.3 仿真
0 H" {" P2 u6 ^3 Y, ?; p0 T* B0 x
2 _8 G; c8 E4 F f8 [0 |& |4 s
' d& j% b9 O- U" I3 n' n! g% v( s
% e4 V& }* J% x& {2 n* o8 D3 `
. u y* I' [0 @& ~% \: _
|
|
/1 
发表于 2020-1-3 10:04
收藏
淘帖
支持！
反对！