EDA365电子论坛网

标题: DDR VREF [打印本页]

作者: liushaowanwan    时间: 2014-5-5 11:47
标题: DDR VREF
请问DDR的VREF电源信号走线有什么要求和他匹配的电阻该放在什么位置最好?
作者: liushaowanwan    时间: 2014-5-5 11:51
[/img] 如图,线宽只有8MIL,会出现什么情况啊?
作者: szkalwa    时间: 2014-5-5 12:01
VREF线宽须得大于20MIL
作者: 457958672    时间: 2014-5-6 12:40
liushaowanwan 发表于 2014-5-5 11:51
+ F5 W: o: W0 B[/img] 如图,线宽只有8MIL,会出现什么情况啊?
! s0 ?2 ?3 Z1 a* a3 E" k# N4 Z
就是一个参考电压  走8mil应该不会有什么问题
作者: xfire    时间: 2014-5-13 22:16
457958672 发表于 2014-5-6 12:40
; k1 Z0 Y- u0 s) D7 E8 S; A就是一个参考电压  走8mil应该不会有什么问题

0 k5 }/ r8 p# f3 r  J3 wVREF is not a high current supply, but it is important to keep it as quiet as possible with minimal inductance. The minimum nominal trace width for VREF is 20 mils. Necking down VREF to accommodate BGA escape and localized via congestion is acceptable, but care should be taken to keep VREF 20 mils wide as much as possible. VREF is a DC net and as such, trace delay is not critical, however, overall trace length should be kept to a minimum.




欢迎光临 EDA365电子论坛网 (https://bbs.eda365.com/) Powered by Discuz! X3.2