标题: 16.5导入网表的时候出错，高手帮忙看下，感激不尽。 [打印本页] 作者: yqzhao 时间: 2013-3-18 18:53 标题: 16.5导入网表的时候出错，高手帮忙看下，感激不尽。 导入时候出现如下log 1 r/ j, Z2 M- _! W5 I" C(---------------------------------------------------------------------)" }* ?5 \. ^! V4 g
( )$ k ?% A" f. j# @
( Allegro Netrev Import Logic )' n% V8 V% p/ ]$ s0 g$ _. C$ @
( ) , I& ]# K* T+ j+ u7 J4 B6 C( Drawing : laba_Gate_Power_V250.brd ) / {6 b, m4 {& M1 c% K' M) R: l( Software Version : 16.5P002 )! @! E% `* q9 \8 N$ ~% B
( Date/Time : Mon Mar 18 18:36:42 2013 ) + h( H/ I' x2 p& j# `* K. y6 {( )7 `8 S7 m' B! ^
(---------------------------------------------------------------------) O6 t" h8 |. `4 [ ( S' H/ B) } S3 v0 z9 N ~* u- X7 K 4 i; T0 v, N# Q) ~% F5 f2 o9 u------ Directives ------ ; f# ^! l9 I) K2 e y5 q& H 2 R9 }! ~4 I/ FRIPUP_ETCH FALSE;6 s) N" X7 k2 I
RIPUP_DELETE_FIRST_SEGMENT FALSE;0 J8 L; u6 Y6 Y8 T0 P
RIPUP_RETAIN_BONDWIRE FALSE;/ b) T. `* F) x/ j
RIPUP_SYMBOLS ALWAYS;8 x) e' e4 `3 s
Missing symbol has error FALSE;; b& P$ ^) u9 |
SCHEMATIC_DIRECTORY 'F:/work/Design/laba_Gate_Power_V2.50/allegro';7 e" b. S$ p) @! ]& [# i
BOARD_DIRECTORY '';; u! i+ _- U: B7 ^ J7 t: j; s
OLD_BOARD_NAME 'laba_Gate_Power_V250.brd'; . [. N8 g9 y) L1 m' I4 }% CNEW_BOARD_NAME 'laba_Gate_Power_V250.brd';/ h: _5 ]$ [: a
( _' A) O& x9 B8 C4 oCmdLine: netrev -$ -i F:/work/Design/laba_Gate_Power_V2.50/allegro -y 1 F:/work/Design/laba_Gate_Power_V2.50/#Taaaaaa12760.tmp0 t1 p+ V p1 d# l |* X
' C1 M4 M" }. l0 }& c0 H8 u
------ Preparing to read pst files ------5 l2 G* Y/ }1 @: M; Z3 t3 a% J
8 S% N* L8 ~* L: h* a$ Q
Starting to read F:/work/Design/laba_Gate_Power_V2.50/allegro/pstchip.dat % ]) [2 O7 T9 A& b Y( B Finished reading F:/work/Design/laba_Gate_Power_V2.50/allegro/pstchip.dat (00:00:00.05)0 C; h- P. A' d% S/ I- @ J
Starting to read F:/work/Design/laba_Gate_Power_V2.50/allegro/pstxprt.dat ) k7 i/ Q4 m% Y# G6 g n
Finished reading F:/work/Design/laba_Gate_Power_V2.50/allegro/pstxprt.dat (00:00:00.00)5 Z1 K) b$ {8 F2 W* O) X K8 M8 d
Starting to read F:/work/Design/laba_Gate_Power_V2.50/allegro/pstxnet.dat : j8 l, j) ~7 S. j4 G
Finished reading F:/work/Design/laba_Gate_Power_V2.50/allegro/pstxnet.dat (00:00:00.00) 5 E5 j# b. b' k5 S* W! @: H; }5 C; |, W( u% G
------ Oversights/Warnings/Errors ------ / [# r: `! z4 i4 i* N) v* z. E ' x, _5 i% m4 z0 l 1 c4 z$ G7 N" d#1 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help] 0 N( Q& l3 ]/ V _ 2 l- R) h9 s/ q9 e- s# C# NWARNING(SPMHNI-194): Symbol '0603C' for device 'CAPACITOR-CE_0603C_0.1UF/50V' not found in PSMPATH or must be "dbdoctor"ed.6 C) ?$ |6 ], `- _3 I1 s
, H& X7 K6 c. Q$ I, \) d9 M1 J#2 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]6 ~8 P0 j- ~) n- r
% P" n5 O1 ?3 n: |1 h7 L* f' `
WARNING(SPMHNI-194): Symbol '0603C' for device 'CAPACITOR-CE_0603C_0.01UF/50V' not found in PSMPATH or must be "dbdoctor"ed. 1 M6 a6 h% I( |, W 3 ~3 ^* O9 H& {) G. c* P#3 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help] 2 A$ ^( T, b8 M; \$ k3 Q! G8 @- |. ]7 M- K" w& t
WARNING(SPMHNI-194): Symbol '0603C' for device 'CAPACITOR-CE_0603C_1NF/50V' not found in PSMPATH or must be "dbdoctor"ed. 0 c% F) o. |2 I5 C . P, \; A4 W6 m5 A1 Z+ Z- E#4 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help] 8 m* r% Z2 U9 b* c8 d3 v! s% U2 H( \4 z4 ~) Y- R) U. Q: d, t
WARNING(SPMHNI-194): Symbol 'JACK2X1_F_KW_5_08' for device 'FSIP2_JACK2X1_F_KW_5_08_JACK2X1' not found in PSMPATH or must be "dbdoctor"ed. ; K4 Y: A6 D7 h" _. N( K/ O% l * G2 N: O3 m3 X: B; m( N#5 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]" }" E* I$ x1 l0 ~/ D/ q
: q: T: I3 @ y: G: n% y7 V" [6 l
WARNING(SPMHNI-194): Symbol 'CD0_1' for device 'CAPACITOR-AP/16V_CD0_1_100UF/50' not found in PSMPATH or must be "dbdoctor"ed. ) m. G n6 M# Z {7 Q + ~% H' I- z6 f9 j+ D/ _#6 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help] 2 q. o$ R2 e; B4 M# l& E6 L5 j8 r) k
WARNING(SPMHNI-194): Symbol '3216' for device 'CAPACITOR-TA_3216_22UF/10V' not found in PSMPATH or must be "dbdoctor"ed.+ K8 K2 w& `* h. E8 ?/ q7 p$ x
/ R8 J3 I# l9 k: z, l b
#7 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help] + p, B+ L$ S& X$ Y0 V 9 ^% f$ u4 t0 [4 R9 b* T" nWARNING(SPMHNI-194): Symbol 'SMA' for device 'DIODE1N4148_SMA_B340A' not found in PSMPATH or must be "dbdoctor"ed.; k- i: v4 D6 v, z
; K: u% y1 ^6 Q6 B8 z
#8 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help] & T1 D O9 D4 E/ ?0 C- R6 c1 e0 x8 b- z
WARNING(SPMHNI-194): Symbol '3216U' for device 'RESISTOR_1/4_3216U_0,1%' not found in PSMPATH or must be "dbdoctor"ed. ( B0 h; W" z$ j$ @2 D! b4 P s. C+ J' M
#9 WARNING(SPMHNI-192): Device/Symbol check warning detected. [help] y8 ~- l" A3 |. X( D8 B6 v' z8 W; t4 R1 b
WARNING(SPMHNI-194): Symbol 'FSIP3_KW_SBACK3' for device 'K7805_FSIP3_KW_SBACK3_K7805-100' not found in PSMPATH or must be "dbdoctor"ed.4 b4 ? Y4 Z8 K$ P
! I. S \! R6 }+ j, ^* s
------ Library Paths ------- p0 R4 j& x8 M7 D* q" x2 [; f
MODULEPATH = . * F. L6 p$ S! q' Z7 z- X
e:/Cadence/SPB_16.5/share/local/pcb/modules % x0 X" \: j# G( m0 h- A
. T9 [6 A8 x; P3 d- `PSMPATH = E:\CADENCE\PACKAGE\PSM\ 1 b0 j2 a' ?& R/ P
3 W: G9 X: ~4 S' A& hPADPATH = E:\CADENCE\PACKAGE\FLASH PAD\ , Z; f: o0 T% Q7 l, G: N8 s- S5 e; i# g: F+ j3 A, l
+ w# G9 g* W6 k! g6 ~/ j" {) C
------ Summary Statistics ------ * d1 _6 w1 ]# D3 i9 d 6 T3 I) T6 {' `/ A. h9 ^0 d6 e' c) G$ L2 z1 G9 b$ A9 s7 F7 R
* X. p+ I N# j9 h; v+ h* I! Z0 N. q, o. R
netrev run on Mar 18 18:36:42 2013; {5 V; O1 ^* l4 u
DESIGN NAME : 'LABA_GATE_POWER_V250': H& F/ B6 t+ ^$ X& s
PACKAGING ON Apr 21 2011 10:02:30 2 k& Z- E$ l9 A/ p/ v , Z% U, K' r% n( O! R2 p7 A COMPILE 'logic' r& I( C) o+ x9 ~+ g7 }2 M4 t- R
CHECK_PIN_NAMES OFF 8 a# k" m5 Q3 {8 i CROSS_REFERENCE OFF . t6 ~! H& ~) Y3 E; a" e( H FEEDBACK OFF ; K2 Z3 S( U3 _ INCREMENTAL OFF, y; m4 Q( \; @ \5 l
INTERFACE_TYPE PHYSICAL+ D3 G- Q4 M4 ?6 K' p7 w
MAX_ERRORS 5006 E& g* \! Y/ ^& @, s0 B' @
MERGE_MINIMUM 5 ; p+ Y/ ^' }- j0 ~% v+ }2 {5 I NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'5 a5 k, y+ i5 x6 ]' b
NET_NAME_LENGTH 242 V6 I, q: ^; z7 U8 k. V4 ~! O
OVERSIGHTS ON 9 x9 [' {5 O' u! z- y REPLACE_CHECK OFF & G4 @0 Z1 v2 K- O7 y( f" X, Z) S9 M3 K SINGLE_NODE_NETS ON5 n' A0 ?* H4 p6 q, K; r
SPLIT_MINIMUM 03 _. h. E0 i: V! X8 ]
SUPPRESS 209 m5 v) l# x8 X. O- ^6 }0 W
WARNINGS ON 6 _/ P% E9 u" `+ j! A0 Y2 a1 l1 l5 }* K
No error detected - G- g8 V, b6 b+ U5 b No oversight detected - I- ]2 A0 g- |! B 9 warnings detected I7 {5 M. d- y3 T1 N
/ X+ \# h: p% l# d7 g
cpu time 0:00:52 ; U! R+ @# j o3 `elapsed time 0:00:00; l) S' z# L. O* v4 _/ x7 w
U! n, W8 y0 ^+ e* H: w2 z: P
我的封装路径也没错，是设置的，也能看到生成的器件，也能调用，就是会告警，请问是咋回事？痛苦不得解！ 3 T) C. s* `! F: t1 X0 n作者: xiaoyunvsmm 时间: 2013-3-18 18:57
仔细检查封装路径和网表路径作者: yqzhao 时间: 2013-3-19 08:18
- B5 U% u( s8 e5 o$ A0 R