EDA365电子论坛网

标题: ORCAD导入网络表后出现这种情况一般哪里有问题? [打印本页]
作者: kris_2008    时间: 2008-7-23 17:42
标题: ORCAD导入网络表后出现这种情况一般哪里有问题?
请各位高手帮忙看看,ORCAD导入网络表后出现如下的错误:' V9 o# L* S" J/ r
Reading file --  C:\ORCAD\FIC8120(REWORK).asc4 z/ L7 c- Y! L2 i2 u! L0 r# D
*Unspecified or unsupported version of ASCII file
$ g( k/ P( v+ @4 W# m* N* M*PADS-PCB*1 ?& l; z" ^2 v' c1 r% W, n. i
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal ARMICESEL
% L# v, ?0 @. _" Z. R" G*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal ICE_GOICE
+ M& W, i9 [  c0 ~9 c2 Y5 ^' l9 n- u6 ~*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal ICE_TCK/ S9 A* ]" y, y4 I
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal ICE_DBGACK
/ H2 M( X4 H4 |( [# L*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_PHY_LINKSTS; W, u$ G) v' O% t
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal ICE_TMS; N; \5 V1 X! i5 f( r
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RX_DV
+ C5 y" _9 |  ]1 w0 v2 |. F4 L5 ~*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RX_ER
# w- w; u9 T- F, i*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S4_TXD
$ p1 |+ {: m. O& h*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RX_CLK4 ?/ {& G) \; y' e8 `# d7 g
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal ICE_TRSTN
/ ^  y$ l. n$ ~8 y# b: C) v* _9 Q2 n0 m*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_MDC
& f" [, }: \$ t; u: o  i, `*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S4_RXD
! i/ z2 U) z" @5 p) Y' q*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_TXD0
- U9 L2 h' H/ Y- N' u* X* V6 m*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_TXD1
' E3 {+ v3 c/ H3 X8 F1 f; v& [) J5 `*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_TXD2
# w* `: F3 u; B8 z; P3 Y*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_TXD3
  W6 F/ V- l" e* Z*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S2_TXD_16866971
5 O. \. C0 T3 B; ]# n! p*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO6_16866325
8 x# k  N( j" m: e% M" g3 W*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO7_16866325$ G" N1 M8 U5 O; S
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_PCLKIN_16866325+ }6 V( Y3 v& Y6 g" [6 S
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RXD0- `" ?8 Z. F1 J4 A& M8 W8 `* q
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO5_168663253 o1 d7 g) `- m$ N7 A
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RXD1
% x. s1 q, `8 l( _# k$ w*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal U_VBUS_168668720 n- y+ F. {7 Y- P5 t6 j/ w8 a
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RXD2$ E6 ]& T8 c/ t1 ], y: W0 N
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DI5_16866325
" ~1 q+ ?4 q  O9 I*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RXD3# ?0 S6 R! @# E5 l8 N$ M
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_PHY_LINKSTS_16866325/ h% V) T8 B. ?5 }' j  B( X$ n6 s: P
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S1_TXD_16866971
% y9 M; H$ K9 v5 w2 O; U*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S3_RXD_168669717 E! {8 E5 ~& ]8 k; K1 d
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal U_PWM_EXT_16866872
1 i; h: }6 ]* m*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DI3_16866325: {* R! p7 z+ ~$ ?
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DI2_16866325
* [6 p0 ~  Z& j9 r8 {: }& ]' `: K* v*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal U_PWM_OUT_16866872
6 p5 ]- P; G0 [1 K6 N& \! w*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DI0_16866325+ i7 }( ~  W1 E' n) ^
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO7" r/ d5 d3 f6 M/ @! ?
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO0  [% M! o$ R! U/ E: v& ?6 T
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO1
4 N8 S+ c" t. K; {: R% @*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO2) z) e" z$ L, e
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO33 ]' m( `' q* S' T8 O
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO4' a% i/ O; T1 N& `9 w
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO59 O& F2 K3 X6 D" _* D. c
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO6
0 _7 _% A2 G" H* f, m" s. `! P*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal N20752712- y7 Z9 B- l. _8 V6 o2 ^* N
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal U_PWM_PDMOS
4 t( m& f: l" u*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal N18528902
/ S5 `( m& Q6 }+ ]5 Q*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal A3.3VAUD) b! E. ^! l2 y, ?4 \" @
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S2_RXD1 Q! g3 F5 h# j
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S2_TXD+ m# q- l! T8 `/ U8 x. Q1 s6 Z
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RXD1_16866325
2 j5 n( |/ Q/ X, j*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RX_ER_16866325% |7 H" z, L. c: Q( M
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_MDC_16866325
2 e% ^7 x. \0 K( w( m*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RX_CLK_16866325  Q6 B0 r) q9 q+ O3 {
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_TX_CLK_16866325
& G; O6 \5 `3 J*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO2_16866325
! Q; S7 u; q8 ]1 z! F+ Y*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_CRS_16866325
9 P. `% `5 O  D$ t*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_COL_16866325" ^) [# }: K5 c
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RX_DV_16866325
" w9 q+ y& G( ]& A. \) h8 o4 I*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_TXD0_16866325
- ~: \( l, G) _" u1 a*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RXD3_16866325+ j2 W2 S- a) J8 d7 C
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO4_16866325
7 d0 P8 y) E+ E6 N3 U*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO3_16866325
5 T+ B& m! O0 y5 K*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DI6_16866325' g. V6 @, j  K* t, D. x
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DI4_168663253 G$ b( u9 O1 R: q1 ]
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S4_TXD_16866971( ~/ e! [# S1 j0 M
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_TXD2_16866325- [7 B3 L  f0 h1 c0 r5 V3 I" j; }8 F7 ~9 M
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal U_PWM_PDMOS_16866872
. e) R4 d7 @. l*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RXD0_168663259 D2 ~/ H) J, [+ u
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO1_16866325, `/ Y+ _. s% K0 f
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal SD_WPN_16866872
/ |, {% A4 `* K8 a*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DO0_16866325" M) ]" M9 H1 T, {, h3 ~
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal SD_CDN_168668727 r7 c, n; R; F" }4 ^" v7 Q
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_RXD2_16866325, J' X% p9 P* y- C, }% R% N- o- _
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_TXD1_168663258 _7 T% l3 y! A* e, h
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_TXD3_16866325
* J# y9 v! x" c% f. M, U*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S3_TXD_16866971
- Q, N( s3 f" d& U( f3 l5 K( p*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_TX_EN_168663258 {" ~( o/ ?4 c' t
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S1_RXD_16866971. X0 d: e9 e% a& p
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S4_RXD_16866971' |3 H2 H6 \6 ?3 @) H0 y
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DI7_168663255 M" |6 p9 t1 D
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S3_RXD1 ~4 b/ }7 }! u
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_DI1_168663256 O: o; w- ?! M% B
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S2_RXD_16866971
$ W* b2 |- ^' M& _3 b" i& e3 ]*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S1_TXD
5 [# ?) s5 u0 [+ l; g# O*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_TX_EN5 G' y; J$ V0 V7 k) E) Z
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S3_TXD2 x& Y- F4 r. j
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal S1_RXD
- }# _' }9 K2 x/ O) v*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal MAC_TX_CLK' e( M* n+ |) ^$ ~; s) Z
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal ICE_TDI
9 n) [3 k% C+ F8 {( W8 g" F' G  @. F*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal ICE_TDIO6 x$ `- F; T0 M
*Bad *CONNECTION* ascii data format, nets must contain more than one pin. Signal V_CLKOUT4 P; V6 C  C: B* w
Warning: deleting signal ARMICESEL2 p+ @; p  ?0 W* I, H8 K) q' X
Warning: deleting signal ICE_GOICE7 ^6 s+ ^# l- Q$ E6 C$ C
Warning: deleting signal ICE_TCK5 z' k$ |# b# y% G+ g7 {
Warning: deleting signal ICE_DBGACK
( X; ^4 ]/ d, YWarning: deleting signal MAC_PHY_LINKSTS/ F6 |' B! I$ `; L
Warning: deleting signal ICE_TMS
6 L3 I$ q$ h( G8 `$ ~Warning: deleting signal MAC_RX_DV
  h, g* R; i( O" `! D0 DWarning: deleting signal MAC_RX_ER
  b5 I- e/ q7 e# fWarning: deleting signal S4_TXD$ S$ o6 `  x; {2 Z# ]
Warning: deleting signal MAC_RX_CLK5 v. T" D& A* h" ?; T1 T; H
Warning: deleting signal ICE_TRSTN
+ Q6 m% L% T  P+ pWarning: deleting signal MAC_MDC
1 |+ l4 i9 j* M4 z1 M) Z1 dWarning: deleting signal S4_RXD9 Z6 l9 J9 y9 g& z) V
Warning: deleting signal MAC_TXD0# o/ C1 f$ f% ~) Z7 f
Warning: deleting signal MAC_TXD1
; Y0 p  ]8 G/ i% m5 ?Warning: deleting signal MAC_TXD2
9 W% H7 u, p6 z4 _  A( h  E: tWarning: deleting signal MAC_TXD3
0 k" h: d. ?$ q) [+ wWarning: deleting signal S2_TXD_16866971" w0 L0 H/ b6 h  }
Warning: deleting signal V_DO6_16866325
4 {6 K4 X3 G' v: ?3 kWarning: deleting signal V_DO7_16866325
, Z1 u. Q( X- m" Y. d0 _) f7 F- c3 DWarning: deleting signal V_PCLKIN_16866325
  v. e) i) H5 z& eWarning: deleting signal MAC_RXD0
0 k* f, b6 w1 Y1 P6 P8 M7 \Warning: deleting signal V_DO5_16866325
- K: Y0 K7 ]7 [/ w* c; `4 SWarning: deleting signal MAC_RXD1
, {$ u9 R/ N3 |* A0 }Warning: deleting signal U_VBUS_16866872; v9 h8 b1 f$ m
Warning: deleting signal MAC_RXD2& Z: x( d) e; y; b& C' a+ m
Warning: deleting signal V_DI5_16866325* \' |8 x) F& @5 ~
Warning: deleting signal MAC_RXD3, v+ m2 h7 @- ]0 M8 l; q1 L
Warning: deleting signal MAC_PHY_LINKSTS_16866325
4 X# D' m) a3 xWarning: deleting signal S1_TXD_16866971; Q0 Y+ q, F# ^$ ?* \& S: h
Warning: deleting signal S3_RXD_168669717 G4 Y- w3 A/ Q. z
Warning: deleting signal U_PWM_EXT_168668727 H  Q& x+ l6 F: I. J6 q
Warning: deleting signal V_DI3_16866325
2 I% R# h* M* l1 _Warning: deleting signal V_DI2_16866325
7 a( t3 m* k4 NWarning: deleting signal U_PWM_OUT_16866872
2 B. E* o6 O% f3 ~# q1 A$ rWarning: deleting signal V_DI0_16866325
/ T! U; F. r: ]. k8 `8 {8 aWarning: deleting signal V_DO73 ]) `4 M+ f& n8 e& W" A3 k
Warning: deleting signal V_DO0
8 U3 T( Z" m6 Y. Y  ~! {) |Warning: deleting signal V_DO1
$ i2 c2 j4 ]9 aWarning: deleting signal V_DO2
; o0 F% {2 f: K5 s. H9 EWarning: deleting signal V_DO36 c; z7 b- V7 D9 u6 e1 b
Warning: deleting signal V_DO4
3 `7 I! E( t( W: R* V* M; p( E" hWarning: deleting signal V_DO5. `4 j  J0 C7 s* B# X
Warning: deleting signal V_DO6* F- O( P/ H8 {( u6 r5 d, u* v, ]
Warning: deleting signal N20752712
! K! r2 K8 f, n& a$ H, f+ f2 v5 lWarning: deleting signal U_PWM_PDMOS6 @( n: |5 V5 e0 ~. J. J* u, ^
Warning: deleting signal N185289024 h) i  r: g$ t
Warning: deleting signal A3.3VAUD
- Y8 U- ]4 O' P7 y1 G, ?Warning: deleting signal S2_RXD
" \7 a$ a* ~% j+ f3 s; xWarning: deleting signal S2_TXD% p. |: Q- ~. B5 y4 [8 {* T
Warning: deleting signal MAC_RXD1_16866325
( o! f3 A# {# o0 QWarning: deleting signal MAC_RX_ER_168663251 q, O4 |3 w& K" z  d- B7 V
Warning: deleting signal MAC_MDC_16866325/ e) y/ F8 p" G' s: t) w4 n
Warning: deleting signal MAC_RX_CLK_16866325. ]' p% c$ |, Y8 }% j- X; O  h5 i
Warning: deleting signal MAC_TX_CLK_16866325
6 |& B0 A5 U  g9 d- iWarning: deleting signal V_DO2_16866325
* y' t0 N. ?6 J6 l5 D) tWarning: deleting signal MAC_CRS_16866325
! c8 o6 [) z1 g8 p8 i2 N  N8 {: ^Warning: deleting signal MAC_COL_168663259 K9 h3 y- d. x) p
Warning: deleting signal MAC_RX_DV_16866325% {) L* Q' a5 H0 Q" Z" ?/ F. W
Warning: deleting signal MAC_TXD0_16866325
' R' D4 A* \' w& ?" i  x% eWarning: deleting signal MAC_RXD3_16866325
5 D6 B! G  |: S* UWarning: deleting signal V_DO4_16866325
$ ?  o( F; c% g4 kWarning: deleting signal V_DO3_168663257 }- v2 t; r5 ~: {7 f3 s
Warning: deleting signal V_DI6_16866325# ]; S3 l7 s3 z/ r/ y( E
Warning: deleting signal V_DI4_16866325
, y$ {2 s$ d2 l- z) u- GWarning: deleting signal S4_TXD_16866971
- c' h9 i* r1 I2 ?" S9 cWarning: deleting signal MAC_TXD2_16866325
: E# w; \* @- V8 H7 E7 JWarning: deleting signal U_PWM_PDMOS_16866872
% |3 R$ [( c! K' j8 QWarning: deleting signal MAC_RXD0_168663254 [6 w- X: D2 J3 k8 d4 j  Y' L
Warning: deleting signal V_DO1_16866325% Z& Z( @/ Z% [7 T
Warning: deleting signal SD_WPN_16866872
4 F& P9 O: a. z& S6 HWarning: deleting signal V_DO0_16866325" h) ^0 O# b( T) `" Z3 X* }6 ?
Warning: deleting signal SD_CDN_16866872
' G8 D( H- Q) O6 O7 \- T/ ZWarning: deleting signal MAC_RXD2_16866325
* p2 j+ l# I5 [* \; hWarning: deleting signal MAC_TXD1_16866325: e- X; H; h/ o2 y
Warning: deleting signal MAC_TXD3_168663254 f: E: K$ N6 l' d! c/ r+ |5 q
Warning: deleting signal S3_TXD_168669716 g; F! f- B2 ~* d; b1 ~! j
Warning: deleting signal MAC_TX_EN_16866325# }; J& Q( N; V* j" s
Warning: deleting signal S1_RXD_16866971
1 G2 n% g3 p) v7 EWarning: deleting signal S4_RXD_16866971
  f! \: H5 t; VWarning: deleting signal V_DI7_16866325& K- ^& Y' d/ H- T$ W+ D
Warning: deleting signal S3_RXD
" Y" E+ D8 C# L4 X# R& x' j" M" XWarning: deleting signal V_DI1_16866325* O- b5 T+ B& w. t
Warning: deleting signal S2_RXD_16866971& K3 R4 U/ V* V2 H, L% e
Warning: deleting signal S1_TXD
4 l0 O1 N2 F# O, J; ^Warning: deleting signal MAC_TX_EN
. s0 M" f7 V) X1 dWarning: deleting signal S3_TXD, l; \& L* u! N, Q  |6 |, L
Warning: deleting signal S1_RXD0 ]+ b7 {9 u7 I) ~9 ~8 g  ]3 N
Warning: deleting signal MAC_TX_CLK2 H4 m# L# c% r- I! j
Warning: deleting signal ICE_TDI: X8 Y& P# ~/ A/ L" B9 [; P8 D; V/ _
Warning: deleting signal ICE_TDIO0 Q6 L% C/ @8 T+ L9 A# l7 X' U" \
Warning: deleting signal V_CLKOUT
; M: S$ e; E$ n5 w. {- H6 R/ n**INPUT WARNINGS FOUND**
作者: mengzhuhao    时间: 2008-7-23 18:22
orcad里面你drc了吗
作者: kris_2008    时间: 2008-7-24 10:59
我已经进行了DRC,没出现ERRORS但是有好多warning
作者: datao1225    时间: 2008-7-24 11:22
Original posted by kris_2008 at 2008-7-23 17:42 ; o5 @& E! S7 [1 w
请各位高手帮忙看看,ORCAD导入网络表后出现如下的错误:
! ?0 T, V- @) ^- y8 F2 u+ RReading file --  C:\ORCAD\FIC8120(REWORK).asc
' p6 x6 m* B' h0 U" H# f*Unspecified or unsupported version of ASCII file) J" S& S9 Q) `, N, B! e3 W7 K
*PADS-PCB*
1 [! `% r9 k5 }6 `3 S7 m*Bad *CONNECTION* ascii data format,  ...

7 q8 D, f# n: ]' P) z0 Y5 ]- ]
% s8 ~( F% f2 {5 R8 r7 `% c. ]不是已经说了吗？
' T4 I& D) n% I# g  N4 P9 Cnets must contain more than one pin ***: [$ C4 L  m6 N: n7 M" T4 S
Warning: deleting signal  ***9 X8 h4 k! N* m4 X+ c
PADS不允许没有pin pair 的单独网络！！！$ G0 I. w; M" Y6 h$ h1 I6 ]
检查你原理图的网络名有没有连接上。
# }0 z  p2 T; t, V/ n0 j# ~/ j* x具体的可以点击某一根线，看看它是不是你所标上的网络名？4 V& T) B) V% a, P- o# `
( n3 R6 ?6 m) h2 o
看来楼主的问题还有在于页面连接的问题！! @* ?1 M$ M7 R8 K; z) ^5 w, O, C; D2 T
你看一下不同的页面之间的具有相同  Net Alias 的网络是不是也不相同？
/ K0 _. ^- p/ n: i, D, \是不是后面多了一串数字？2 v/ Q+ d! A+ a, I! d
那就对了，你没有用Port或者offpage connector来对它们进行连接啊！
作者: youyou058    时间: 2008-7-24 11:49
原帖由 datao1225 于 2008-7-24 11:22 发表
, w+ @( ^5 z+ B8 c6 B; q% ~: e" p) r" @" }4 C9 w; j
8 ^  D" {) `) {
不是已经说了吗？7 v# ]% t; V% Z- n* r+ o
nets must contain more than one pin ***
+ ]' ?1 W' y3 z& l2 |/ xWarning: deleting signal  ***- O3 D% o- H* m/ n% s# n
PADS不允许没有pin pair 的单独网络！！！
5 s* n+ {9 D; Y4 e4 w! L! H检查你原理图的网络名有没有连接上。
% z) \: X) \& c; h9 Z# Z( Y" p具体的可以点击某一根线，看看它 ...

3 s( ]" [8 [4 D- h+ C  x LOGIC就比较严谨,不会有这样的问题!
作者: kris_2008    时间: 2008-7-24 17:54
我已经用OFFPAGE连接而且在整个DSN中用EDIT下面的FIND找网络也可以找到,但是进行DRC时候就有这个警告,现在只剩下下面这个warning了.对了还有个问题就是我的CPU原理图用分块做的,本来想改PIN TYPE的但是我点其中的一块然后EDIT PART后出现的这部分不是我点的,不知道怎么会这样啊!  B+ B3 P+ f6 A' x9 |
Checking for Unconnected Nets
) w% p, l; _* |+ w% h$ ]( m0 AWARNING:  [DRC0007]  Net has no driving source MAC_RXD2* O& h& d" @! z: Z+ C
                    SCHEMATIC1, 01_FIC8120  (10.48, 1.40) ; g4 u$ E# q0 w- v5 M9 ^
WARNING:  [DRC0007]  Net has no driving source MAC_RXD0# g" Z8 U+ S! M
                    SCHEMATIC1, 01_FIC8120  (10.48, 1.20) & A) q! B; K7 b2 v  A2 q1 ]9 i
WARNING:  [DRC0007]  Net has no driving source MAC_RXD1
% O: I" B9 ?5 @! Z% y" g                    SCHEMATIC1, 01_FIC8120  (10.48, 1.30) 3 n  [$ U! ^" t% B2 I/ r1 H  x( D
WARNING:  [DRC0007]  Net has no driving source MAC_RX_DV7 M/ A3 k# N! g
                    SCHEMATIC1, 01_FIC8120  (1.27, 2.89)
, w+ v8 p) D0 D& h9 {/ yWARNING:  [DRC0007]  Net has no driving source MAC_RX_CLK
+ L- I+ B. ~" p# ?, @+ o9 s                    SCHEMATIC1, 01_FIC8120  (2.17, 2.78) 3 a' H$ S! Q- o( x0 f' x+ i
WARNING:  [DRC0007]  Net has no driving source MAC_RXD3
+ t, H% v1 U. S" ^                    SCHEMATIC1, 01_FIC8120  (10.48, 1.50) 1 y- i1 {1 n. e# a
上面的MAC_RXD0到MAC_RXD3我是用总线进行连接的,麻烦各位看下,实在是找不出哪里的问题啦
作者: datao1225    时间: 2008-7-24 18:05
Original posted by youyou058 at 2008-7-24 11:49 * _1 {- G* w) _( A( m
& K: H1 W0 [. k) w  T6 Z
LOGIC就比较严谨,不会有这样的问题!

7 U* Z- G% X6 o- z1 _. s$ ]; C2 a# }
7 @% o7 a0 I" }- f' ?! `* t# d这点麻烦跟它的便捷轻松相比，值了( {' D: O) v/ ], E& w
9 |# i) a8 x. V. r# D8 ^
Logic就不是这样简单的问题了
作者: datao1225    时间: 2008-7-24 18:08
Original posted by kris_2008 at 2008-7-24 17:54
, i* K) z6 `# D$ H* y我已经用OFFPAGE连接而且在整个DSN中用EDIT下面的FIND找网络也可以找到,但是进行DRC时候就有这个警告,现在只剩下下面这个warning了.对了还有个问题就是我的CPU原理图用分块做的,本来想改PIN TYPE的但是我点其中的一块 ...
% Q. V$ @( i& M

* _8 r* \% g/ |: \4 o网络上可能已经没有问题了，但是DRC检查可能是一些信号的类型没有做好而已。% W9 `6 O# [+ S3 _; ?$ a- Y
我之前遇到过类似的问题，网表是没有问题的！
作者: kris_2008    时间: 2008-7-24 18:23
大哥能否讲得详细点啊!什么信号类型?我觉得很奇怪一个发射一个接收我都用总线进行连接但是为什么接收的有问题而发射的就没问题?今天被这个问题郁闷了一天啦!在网上也找不到相应的答案.
作者: hlmm    时间: 2008-7-24 21:12
是不是你的元件管脚没有用数字编号,而是用的象管脚名一样去编了,就会成这样怪的问题
作者: jianghao8888    时间: 2008-7-24 23:30
原帖由 kris_2008 于 2008-7-24 17:54 发表 + m8 t1 y2 f+ R/ n2 K- e
我已经用OFFPAGE连接而且在整个DSN中用EDIT下面的FIND找网络也可以找到,但是进行DRC时候就有这个警告,现在只剩下下面这个warning了.对了还有个问题就是我的CPU原理图用分块做的,本来想改PIN TYPE的但是我点其中的一块 ...

9 I8 L) j4 b  m. v; O  d, q3 k1 m* M) c/ N5 v& n4 Q# i; N
PIN的属性不匹配。不过没关系，不会影响Layout，网络都是链接好的了。
作者: kris_2008    时间: 2008-7-25 10:53
Thanks!
作者: zombie    时间: 2008-7-25 14:30
应该是sch里原件的part和footprint属性与pads layout library中的不对应匹配造成；还有和你生成netlist的dll文件版本有关(见下图)，因为不同版本的dll产生的文件是不同的（主要反映在原件属性的对应匹配上）

Snap1.jpg (40.45 KB, 下载次数: 7)

Snap1.jpg
作者: lzpsy    时间: 2008-8-4 19:31
你的pads的库中没有你在orcad中使用的封装，添加或修改封装后就可以了



欢迎光临 EDA365电子论坛网 (https://bbs.eda365.com/) Powered by Discuz! X3.2