EDA365电子论坛网

标题: DDR 的地址镜像是怎么回事，哪位大佬给解释一下？ [打印本页]
作者: 毛豆盛宴    时间: 2018-8-6 16:01
标题: DDR 的地址镜像是怎么回事，哪位大佬给解释一下？
最近设计的板子要正反表贴，CPU支持地址镜像，请问DDR 的地址镜像还没搞清楚，不太敢用啊。是不是声称符合DDR协议的芯片都支持镜像功能呢？还有使用地址镜像的好处有哪些啊？多谢多谢
- b* C7 F  c  u" t" ], ?
作者: 毛豆盛宴    时间: 2018-8-6 16:20
哪里能查到资料呢？给个方向也行啊
作者: 毛豆盛宴    时间: 2018-8-6 16:58
:):)
作者: 超級狗    时间: 2018-8-7 22:56
DDR4 Module Address Mirror
" o& i- z$ A/ [
- M9 s: a7 X& h- I! R# q, p" X
5 v2 `% P/ r# K
3 j# o1 F& `5 T$ H1 p, Z( A" p+ L9 i8 d5 f

asf9c512x72pz (1).pdf

406.26 KB, 下载次数: 33, 下载积分: 威望 -5

作者: 超級狗    时间: 2018-8-8 08:54
洋人的說法︰! g4 t- V8 o4 E) k
The pins on the DRAM are defined in a manner that allows for these short trace lengths. The CA bus pins in Columns 2 and 8, ignoring the mechanical support pins, do not have any special functions (secondary functions). This allows the most flexibility with these pins. These are address pins A3, A4, A5,A6, A7, A8 and bank address pins BA0 and BA1. Refer to Table ... Rank 0 DRAM pins are wired straight, with no mismatch between the connector pin assignment and the DRAM pin assignment. Some of the Rank 1 DRAM pins are cross wired as defined in the table. Pins not listed in the table are wired straight.8 o9 c) D( O  n7 a) m% V
6 K6 [6 I0 k9 M" k

: A+ x* I4 Q( q8 c" D
作者: 毛豆盛宴    时间: 2018-8-8 17:49
超級狗 发表于 2018-8-8 08:540 h- j% t" N. K' ^# V3 W/ m- _
洋人的說法︰4 ?' I, y6 e. R* _( D9 q
The pins on the DRAM are defined in a manner that allows for these short trace lengths ...

3 y1 ^9 `$ f* y0 E( K版主，亲自答疑解惑，多谢多谢。想想都有点激动呢，哈哈哈，我要好好去读读规范回来再给大家讲讲3 x* ?  {7 S  ?6 B. c6 S( R
作者: v3058703v    时间: 2018-8-16 12:52
不错学习了
作者: bedqmmoong    时间: 2018-8-17 11:13
好处就是正反贴后fanout长度比较短，信号质量比较好
作者: zmgan    时间: 2024-11-5 16:54
谢谢分享，正在了解地址镜像相关的用法



欢迎光临 EDA365电子论坛网 (https://bbs.eda365.com/) Powered by Discuz! X3.2